A/D Conversion of the Battery Voltage in Advanced CMOS Technologies

被引:0
|
作者
Zamprogno, Marco [1 ]
Minuti, Alberto [1 ]
Girardi, Francesca [1 ]
Nicollini, Germano [1 ]
机构
[1] ST Ericsson, Via Olivetti 2, Agrate Brianza, MB, Italy
来源
2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS) | 2012年
关键词
ADC;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A circuit implementing area efficient voltage scaling and shifting operations tailored to the A/D conversion of the battery voltage has been designed to be integrated in a 40nm CMOS process with double oxide option. The active area is 0.03mm(2), whereas typical power consumption is 267 W from a 3.6V battery cell.
引用
收藏
页码:344 / 347
页数:4
相关论文
共 50 条
  • [21] Junction engineering and modeling for advanced CMOS technologies
    Wang, CC
    Huang, TY
    Diaz, CH
    Wang, CH
    Duffy, R
    Cowern, NEB
    Griffin, PB
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 255 - 258
  • [22] Assessment of the Stochastic Nature of Dielectric Breakdown in advanced CMOS Technologies utilizing Voltage Ramp Stress Methodology
    Kerber, Andreas
    Lipp, Dieter
    Lin, Yu-Yin
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [23] CMOS A/D AND D/A CONVERSION LSIs.
    Kaneaki, Tetsuhiko
    Tani, Yasunori
    Shimura, Hidekichi
    National technical report, 1988, 32 (02): : 40 - 45
  • [24] CMOS Low Voltage Down Conversion Mixer Design
    Jian, Meng
    Qi, Hong
    2008 4TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-31, 2008, : 2334 - 2337
  • [25] A/D conversion revolution for CMOS sensors?
    Larish, John
    Advanced Imaging, 1998, 13 (09):
  • [26] RF-Noise Modeling in Advanced CMOS Technologies
    Smit, Geert D. J.
    Scholten, Andries J.
    Pijper, Ralf M. T.
    Tiemeijer, Luuk F.
    van der Toorn, Ramses
    Klaassen, Dirk B. M.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (02) : 245 - 254
  • [27] Shallow trench isolation for advanced ULSI CMOS technologies
    Nandakumar, M
    Chatterjee, A
    Sridhar, S
    Joyner, K
    Rodder, M
    Chen, IC
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 133 - 136
  • [28] Contact module progress and challenges in advanced CMOS technologies
    Breil, Nicolas
    IITC2021: 2021 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2021,
  • [29] Latchup Test Structure Optimization in Advanced CMOS Technologies
    Reiman, Collin
    Jack, Nathan
    2020 42ND ANNUAL EOS/ESD SYMPOSIUM (EOS/ESD), 2020,
  • [30] Industrial perspective of technology CAD for advanced CMOS technologies
    GEC Plessey Semiconductors, Plymouth, United Kingdom
    Microelectron Eng, 1 (65-66):