A/D Conversion of the Battery Voltage in Advanced CMOS Technologies

被引:0
|
作者
Zamprogno, Marco [1 ]
Minuti, Alberto [1 ]
Girardi, Francesca [1 ]
Nicollini, Germano [1 ]
机构
[1] ST Ericsson, Via Olivetti 2, Agrate Brianza, MB, Italy
来源
2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS) | 2012年
关键词
ADC;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A circuit implementing area efficient voltage scaling and shifting operations tailored to the A/D conversion of the battery voltage has been designed to be integrated in a 40nm CMOS process with double oxide option. The active area is 0.03mm(2), whereas typical power consumption is 267 W from a 3.6V battery cell.
引用
收藏
页码:344 / 347
页数:4
相关论文
共 50 条
  • [1] Monolithic voltage conversion in low-voltage CMOS technologies
    Kursun, V
    De, VK
    Friedman, EG
    Narendra, SG
    MICROELECTRONICS JOURNAL, 2005, 36 (09) : 863 - 867
  • [2] High voltage devices in advanced CMOS technologies
    Bianchi, R. A.
    Raynaud, C.
    Blanchet, F.
    Monsieur, F.
    Noblanc, O.
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 363 - 369
  • [3] High voltage devices integration into advanced CMOS technologies
    Bianchi, R. A.
    Monsieur, F.
    Blanchet, F.
    Raynaud, C.
    Noblanc, O.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 137 - 140
  • [4] Battery level A/D conversion with fuel gauge sense voltage cancellation in 40 nm CMOS technology
    Zamprogno, Marco
    Minuti, Alberto
    Girardi, Francesca
    Nicollini, Germano
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 79 (02) : 237 - 244
  • [5] Battery level A/D conversion with fuel gauge sense voltage cancellation in 40 nm CMOS technology
    Marco Zamprogno
    Alberto Minuti
    Francesca Girardi
    Germano Nicollini
    Analog Integrated Circuits and Signal Processing, 2014, 79 : 237 - 244
  • [6] Reliability issues in advanced monolithic embedded high voltage CMOS technologies
    Tao, GQ
    2004 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2004, : 175 - 177
  • [7] Dopant Analysis on advanced CMOS technologies
    Siegelin, Frank
    Duebotzky, Anja
    Danzfuss, Bodo
    Schoemann, Stephan
    ISTFA 2008: CONFERENCE PROCEEDINGS FROM THE 34TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2008, : 505 - 509
  • [8] Designing in reliability in advanced CMOS technologies
    Parthasarathy, C. R.
    Denais, M.
    Huard, V.
    Ribes, G.
    Roy, D.
    Guerin, C.
    Perrier, F.
    Vincent, E.
    Bravaix, A.
    MICROELECTRONICS RELIABILITY, 2006, 46 (9-11) : 1464 - 1471
  • [9] Research and development of advanced CMOS technologies
    Ito, T
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 3 - 8
  • [10] ESD issues for advanced CMOS technologies
    Duvvury, C
    Amerasekera, A
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (7-8): : 907 - 924