New switch fabric architecture for bursty traffic

被引：0
|
作者：
Yang, QM
Bergman, K
机构：
来源：
2002 DIGEST OF THE LEOS SUMMER TOPICAL MEETINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：43 / 44
页数：2
相关论文
共 50 条
  • [31] Designing traffic profiles for bursty Internet traffic
    Yang, XW
    GLOBECOM'02: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-3, CONFERENCE RECORDS: THE WORLD CONVERGES, 2002, : 2149 - 2154
  • [32] Impact of Bursty Traffic on Queues
    Philippe Nain
    Statistical Inference for Stochastic Processes, 2002, 5 (3) : 307 - 320
  • [33] Study of bursty internet traffic
    Siriwong, Kannikar
    Lipsky, Lester
    Ammar, Reda
    SIXTH IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS, PROCEEDINGS, 2007, : 53 - +
  • [34] An Approach to Scheduling Bursty Traffic
    Farzanegan, Mahmoud Daneshvar
    Saidi, Hossein
    Mahdavi, Mehdi
    ETRI JOURNAL, 2014, 36 (01) : 69 - 79
  • [35] A new architecture of TDM switch
    Majumder, SP
    Kabir, SMR
    Rahman, R
    Imtiaz, MF
    Moniruzzaman, M
    2005 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2005, : 372 - 375
  • [36] ABR with bursty traffic sources
    Jormakka, J
    IEEE ATM '97 WORKSHOP, PROCEEDINGS, 1997, : 427 - 436
  • [37] PERFORMANCE STUDY OF AN ATM SELF-ROUTING MULTISTAGE SWITCH WITH BURSTY TRAFFIC - SIMULATION AND ANALYTIC APPROXIMATION
    XIONG, YJ
    PETIT, G
    EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 1993, 4 (04): : 443 - 453
  • [38] Folded Architecture of Scheduler for Area Optimization in On-Chip Switch Fabric
    Nitnaware, Vilas N.
    Limaye, Shyam S.
    INTERNATIONAL JOURNAL OF FUTURE GENERATION COMMUNICATION AND NETWORKING, 2011, 4 (01): : 61 - 73
  • [39] Folded architecture of scheduler for area optimization in on-chip switch fabric
    Nitnaware, Vilas N.
    Limaye, Shyam S.
    International Journal of Future Generation Communication and Networking, 2010, 4 (01): : 61 - 73
  • [40] Switch-fabric architecture buffers asynchronous and isochronous information independently
    Grossman, S
    ELECTRONIC DESIGN, 2000, 48 (19) : 25 - 26
12345