Thermal stability of high-k Er-silicate gate dielectric formed by interfacial reaction between Er and SiO2 films

被引:4
|
作者
Chang, Sung-Yong [2 ]
Jeong, Myeong-Il [1 ]
Chandra, S. V. Jagadeesh [1 ]
Lee, Yong-Boo [3 ]
Hong, Hyo-Bong [4 ]
Reddy, V. Rajagopal [5 ]
Choi, Chel-Jong [1 ]
机构
[1] Chonbuk Natl Univ, Semicond Phys Res Ctr, Sch Semicond & Chem Engn, Jeonju 561756, South Korea
[2] Korea Elect Power Res Inst, Power Integr Grp, Taejon 305380, South Korea
[3] Korea Basic Sci Inst, Jeonju Ctr, Jeonju 561756, South Korea
[4] Elect & Telecommun Res Inst, Future Technol Res Grp, Taejon 305700, South Korea
[5] Sri Venkateswara Univ, Dept Phys, Tirupati 517502, Andhra Pradesh, India
关键词
Er-silicate; Interfacial reaction; High-k; EOT; Interface trap density;
D O I
10.1016/j.mssp.2009.06.001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We fabricated a high-k Er-silicate gate dielectric using interfacial reaction between Er and SiO2 films and investigated its thermal stability. The reduced capacitance with increasing annealing temperature is associated with the chemical bonding change of Er-silicate from Er-rich to Si-rich, induced by a reaction between Er-silicate and Si during thermal treatment. Further an increase in the annealing temperature (> 500 degrees C) causes the formation of Si dangling bonds, which is responsible for an increased interface trap density. (C) 2009 Elsevier Ltd. All rights reserved.
引用
收藏
页码:122 / 125
页数:4
相关论文
共 50 条
  • [31] Dielectric effect of a thin SiO2 interlayer at the interface between silicon and high-k oxides
    Giustino, F
    Umari, P
    Pasquarello, A
    MICROELECTRONIC ENGINEERING, 2004, 72 (1-4) : 299 - 303
  • [32] Interfacial Dipole at High-k Dielectric/SiO2 Interface: X-ray Photoelectron Spectroscopy Characteristics
    Zhu, Li Qiang
    Kita, Koji
    Nishimura, Tomonori
    Nagashio, Kosuke
    Wang, Sheng Kai
    Toriumi, Akira
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (03)
  • [33] Investigation of nonuniformity phenomenon in nanoscale SiO2 and high-k gate dielectrics
    Lin, Chien-Chih
    Hwu, Jenn-Gwo
    JOURNAL OF APPLIED PHYSICS, 2012, 112 (06)
  • [34] Effects of base oxide in HfSiO/SiO2 high-k gate stacks
    Wu, WH
    Chen, MC
    Wang, MF
    Hou, TH
    Yao, LG
    Jin, Y
    Chen, SC
    Liang, MS
    IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 25 - 28
  • [35] SiO2 interfacial layer as the origin of the breakdown of high-k dielectrics stacks
    Rafik, M.
    Ribes, G.
    Roy, D.
    Ghibaudd, G.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (01): : 472 - 475
  • [36] Intrinsic Origin of Electric Dipoles Formed at High-k/SiO2 Interface
    Kita, Koji
    Toriumi, Akira
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 29 - 32
  • [37] Atomic mechanism of electric dipole formed at high-K: SiO2 interface
    Lin, L.
    Robertson, J.
    JOURNAL OF APPLIED PHYSICS, 2011, 109 (09)
  • [38] Spectroscopic Ellipsometry Characterization of High-k films on SiO2/Si
    Di, Ming
    Bersch, Eric
    Consiglio, Steven
    Zhang, Tianhao
    Tyagi, Parul
    Clark, Robert D.
    Leusink, Gert J.
    Srivatsa, Arun
    Diebold, Alain C.
    FRONTIERS OF CHARACTERIZATION AND METROLOGY FOR NANOELECTRONICS: 2009, 2009, 1173 : 104 - +
  • [39] Thermal stability and electrical properties of titanium-aluminum oxide ultrathin films as high-k gate dielectric materials
    Shi, L.
    Xia, Y. D.
    Xu, B.
    Yin, J.
    Liu, Z. G.
    JOURNAL OF APPLIED PHYSICS, 2007, 101 (03)
  • [40] Dipole formation and electrical properties of high-k/SiO2 interface according to the density of SiO2 interfacial layer
    Yun, Hye Won
    Lee, Jinho
    Kim, Ryun Na
    Ji, Seung Hwan
    Ryu, Sang Ouk
    Kim, Woo-Byoung
    CURRENT APPLIED PHYSICS, 2022, 37 : 45 - 51