Acoustic echo canceller system materialized with a 16-bit fixed point processing type DSP

被引:0
|
作者
Sakaguchi, J [1 ]
Hoshino, T [1 ]
Fujii, K [1 ]
Ohga, J [1 ]
机构
[1] Fujitsu Labs Ltd, Network Syst Labs L40, Kawasaki, Kanagawa 2118588, Japan
关键词
acoustic echo canceller; INLMS algorithm; quantized-x algorithm; block length adjustment; fixed point processing;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper introduces an acoustic echo canceller system materialized with a 16-bit fixed point processing type DSP (Analog Devices, ADSP-2181). This experimental system uses the tri-quantized-x individually normalized least mean square (INLMS) algorithm little degrading the convergence property under the fixed point processing. The experimental system also applies a small step gain to the algorithm to prevent the double-talk from increasing the estimation error. Such a small step gain naturally reduces the convergence speed. The experimental system compensates the reduction by applying the block length adjustment technique to the algorithm. This technique enables to ceaselessly update the coefficients of the adaptive filter even when the reference signal power is low. The experimental system thus keeps the echo return loss enhancement (ERLE) high against the double-talk.
引用
收藏
页码:2818 / 2821
页数:4
相关论文
共 49 条
  • [21] Application of fixed-point DSP and 16-bit parallel output A/D and dual-port RAM
    Zhou, RG
    Hu, JC
    Ye, SS
    Gong, YQ
    [J]. ISTM/2003: 5TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, CONFERENCE PROCEEDINGS, 2003, : 573 - 576
  • [22] Design and implementation of 16-bit fixed point digital signal processor
    Lee, Donghoon
    Ryu, Chanwon
    Park, Jusung
    Kwon, Kyunsoo
    Choi, Wontae
    [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 500 - +
  • [23] 16-bit DSP microcontroller fits motion control system application
    Ahmed, Irfan
    [J]. Powerconversion and Intelligent Motion, 1988, 14 (10):
  • [24] Design of 16-bit fixed-point CNN coprocessor based on FPGA
    Liang, Feng
    Yang, Yichen
    Zhang, Guohe
    Zhang, Xueliang
    Wu, Bin
    [J]. 2018 IEEE 23RD INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2018,
  • [25] 16-BIT OPERATING SYSTEM SUPPORTS MULTI-PROCESSING
    HOLSWORTH, F
    [J]. ELECTRONIC DESIGN, 1982, 30 (08) : 171 - &
  • [26] TEXAS-INSTRUMENTS TMS320C5X FAMILY 16-BIT FIXED-POINT DSP
    不详
    [J]. EDN, 1995, 40 (10) : 84 - 84
  • [27] MULTI-PROCESSING SYSTEM MIXES 8-BIT AND 16-BIT MICROCOMPUTERS
    BARTHMAIER, JP
    [J]. COMPUTER DESIGN, 1980, 19 (02): : 137 - 144
  • [28] 16-BIT DSP DEVICES USE ON-CHIP EMULATOR TO FACILITATE SYSTEM DEBUG
    MARKOWITZ, MC
    [J]. EDN, 1990, 35 (26) : 46 - 46
  • [29] A 16-bit fixed-point digital signal processor for digital power converter control
    O'Malley, E
    Rinne, K
    [J]. APEC 2005: Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, Vols 1-3, 2005, : 50 - 56
  • [30] Fast 16-bit fixed-point 8x8 IDCT approximations
    Liu, Lijie
    Tran, Trac D.
    Topiwala, Pankaj
    [J]. 2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 989 - +