Towards Design-for-Testability for Digital Microfluidics

被引:0
|
作者
Xu, Tao [1 ]
Chakrabarty, Krishnendu [1 ]
机构
[1] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper makes a case for design-for-testability (DFT) for microfluidic biochips, and presents a DFT method that incorporates a test plan into the fluidic operations of a target bioassay protocol. By using the testability-aware bioassay protocol as an input to the biochip design tool, the proposed DFT method ensures a high level of testability, defined as the percentage of the electrodes or functional units on the synthesized chip that can be effectively tested.
引用
收藏
页码:329 / 333
页数:5
相关论文
共 50 条
  • [1] Design-for-Testability for Digital Microfluidic Biochips
    Xu, Tao
    Chakrabarty, Krishnendu
    [J]. 2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 309 - 314
  • [2] Design-for-testability of the FLOVA
    Youn, D
    Song, O
    Chang, H
    [J]. PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 319 - 322
  • [3] A Tool Set for Teaching Design-for-Testability of Digital Circuits
    Kostin, S.
    Orasson, E.
    Ubar, R.
    [J]. 2016 11TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2016,
  • [4] STATUS OF IC DESIGN-FOR-TESTABILITY
    MAUNDER, C
    [J]. BRITISH TELECOM TECHNOLOGY JOURNAL, 1989, 7 (01): : 44 - 49
  • [5] Design-for-testability techniques for CORDIC design
    Ye, Bo-Yuan
    Yeh, Po-Yu
    Kuo, Sy-Yen
    Chen, Ing-Yi
    [J]. MICROELECTRONICS JOURNAL, 2009, 40 (10) : 1436 - 1440
  • [6] Design-for-Testability for Paper-based Digital Microfluidic Biochips
    Li, Jian-De
    Wang, Sying-Jyan
    Li, Katherine Shu-Min
    Ho, Tsung-Yi
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2017, : 103 - 103
  • [7] Test and design-for-testability of IIR filter
    Xiao, Jixue
    Chen, Guangju
    Xie, Yongle
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2007, 19 (02): : 203 - 209
  • [8] Design-for-testability primer for ASICs and ICs
    Milligan, M
    [J]. COMPUTER DESIGN, 1996, 35 (12): : 90 - 91
  • [9] On full reset as a design-for-testability technique
    Pomeranz, I
    Reddy, SM
    [J]. TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 534 - 536
  • [10] Fundamentals of MCM testing and design-for-testability
    Zorian, Y
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 10 (1-2): : 7 - 14