Worst Case Test Vectors for Sequential Circuits in Flash-Based FPGAs Exposed to Total Dose

被引：1

作者：

Abdelwahab, M. S. ^{[1
,3
]}

Abdel-Aziz, M. M. ^{[2
]}

Abdelgawad, M. M. ^{[3
]}

Abou-Auf, A. A. ^{[3
]}

Ibrahim, M. A. ^{[3
]}

机构：

[1] Si Vision LLC, Cairo 11361, Egypt

[2] Cairo Univ, Dept Comp Engn, Cairo 12613, Egypt

[3] Amer Univ Cairo, Dept Elect & Commun Engn, New Cairo 11835, Egypt

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2019年 / 66卷 / 07期

关键词：

Design for testability (DFT); field-programmable gate arrays (FPGAs); path delay faults; testing techniques; total-dose testing; DESIGN;

D O I：

10.1109/TNS.2019.2920449

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We introduce a methodology for identifying worst case test vectors (WCTVs) for delay failures induced by total dose in sequential circuits implemented in flash-based field-programmable gate arrays (FPGAs) using design-for-testability (DFT) techniques and path delay faults using commercially available DFT and automatic test pattern generation (ATPG) tools. We verified this methodology experimentally using Microsemi ProASiC3 FPGAs and Cobalt 60 facility. The experimental results show a significant impact on the total dose failure level when using WCTVs in total-dose testing of FPGA devices.

引用

页码：1642 / 1650

页数：9

共 26 条

[21] Gate-level modeling of leakage current failure induced by total dose for the generation of worst-case test vectors
AbouAuf, AA
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (06) : 3189 - 3196
[22] Worst-case total dose radiation effect in deep-submicron SRAM circuits
丁李利
姚志斌
郭红霞
陈伟
范如玉
半导体学报, 2012, 33 (07) : 121 - 125
[23] Worst-case total dose radiation effect in deep-submicron SRAM circuits
Ding Lili
Yao Zhibin
Guo Hongxia
Chen Wei
Fan Ruyu
JOURNAL OF SEMICONDUCTORS, 2012, 33 (07)
[24] Compaction of pass/fail-based diagnostic test vectors for combinational and sequential circuits*
Higami, Yoshinobu
Saluja, Kewal K.
Takahashi, Hiroshi
Kobayashi, Shin-ya
Takamatsu, Yuzo
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 659 - 664
[25] Worst-Case Test Vectors for Logic Faults Induced by Total Dose in ASICs Using CMOS Processes Exhibiting Field-Oxide Leakage
Abou-Auf, Ahmed A.
Abdel-Aziz, Hamzah A.
Wassal, Amr G.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (03) : 1047 - 1052
[26] Worst case tolerance analysis and CLP-based multifrequency test generation for analog circuits
Abderrahman, A
Cerny, E
Kaminska, B
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (03) : 332 - 345

← 1 2 3 →