共 50 条
- [31] A neural network architecture to learn the arm reach motion planning in a static cluttered environment 2004 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN & CYBERNETICS, VOLS 1-7, 2004, : 762 - 767
- [32] Software architecture synthesis for retargetable real-time embedded systems PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 101 - 105
- [33] Instruction Emulation and OS Supports of a Hybrid Binary Translator for x86 Instruction Set Architecture IEEE 12TH INT CONF UBIQUITOUS INTELLIGENCE & COMP/IEEE 12TH INT CONF ADV & TRUSTED COMP/IEEE 15TH INT CONF SCALABLE COMP & COMMUN/IEEE INT CONF CLOUD & BIG DATA COMP/IEEE INT CONF INTERNET PEOPLE AND ASSOCIATED SYMPOSIA/WORKSHOPS, 2015, : 1070 - 1077
- [34] A jump-target identification method for multi-architecture static binary translation 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2016,
- [36] A HIGH-SPEED BINARY-TO-BINARY-DECIMAL TRANSLATOR PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1957, 45 (03): : 400 - 400
- [38] Retargetable machine-description system: Multi-layer architecture approach GRID AND COOPERATIVE COMPUTING - GCC 2005, PROCEEDINGS, 2005, 3795 : 1161 - 1166
- [39] A Retargetable Compiler for Cell-Array-Based Self-Reconfigurable Architecture INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2007, 7 (04): : 131 - 139
- [40] Generic architecture description for retargetable compilation and synthesis of application-specific pipelined IPs PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 356 - 361