Novel latch for adiabatic quantum-flux-parametron logic

被引:16
|
作者
Takeuchi, Naoki [1 ]
Ortlepp, Thomas [2 ]
Yamanashi, Yuki [1 ]
Yoshikawa, Nobuyuki [1 ]
机构
[1] Yokohama Natl Univ, Dept Elect & Comp Engn, Yokohama, Kanagawa 2408501, Japan
[2] CiS Res Inst Microsensor Syst & Photovolta, D-99099 Erfurt, Germany
基金
日本学术振兴会;
关键词
D O I
10.1063/1.4868336
中图分类号
O59 [应用物理学];
学科分类号
摘要
We herein propose the quantum-flux-latch (QFL) as a novel latch for adiabatic quantum-flux-parametron (AQFP) logic. A QFL is very compact and compatible with AQFP logic gates and can be read out in one clock cycle. Simulation results revealed that the QFL operates at 5GHz with wide parameter margins of more than +/- 22%. The calculated energy dissipation was only similar to 0.1 aJ/bit, which yields a small energy delay product of 20 aJ.ps. We also designed shift registers using QFLs to demonstrate more complex circuits with QFLs. Finally, we experimentally demonstrated correct operations of the QFL and a 1-bit shift register (a D flip-flop). (C) 2014 AIP Publishing LLC.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Miniaturization of adiabatic quantum-flux-parametron circuits by adopting offset buffers
    Okuma, Yukihiro
    Takeuchi, Naoki
    Yamanashi, Yuki
    Yoshikawa, Nobuyuki
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2019, 32 (06):
  • [22] A High-Speed Interface Based on a Josephson Latching Driver for Adiabatic Quantum-Flux-Parametron Logic
    China, Fumihiro
    Takeuchi, Naoki
    Suzuki, Hideo
    Yamanashi, Yuki
    Terai, Hirotaka
    Yoshikawa, Nobuyuki
    IEICE TRANSACTIONS ON ELECTRONICS, 2022, E105C (06) : 264 - 269
  • [23] A Buffer and Splitter Insertion Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
    Cai, Ruizhe
    Chen, Olivia
    Ren, Ao
    Liu, Ning
    Yoshikawa, Nobuyuki
    Wang, Yanzhi
    2019 IEEE 37TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2019), 2019, : 429 - 436
  • [24] Transmission Line Effects of Long Gate-to-Gate Interconnections in Adiabatic Quantum-Flux-Parametron Logic Circuits
    Asai, Kazuhito
    Takeuchi, Naoki
    Suzuki, Hideo
    Yamanashi, Yuki
    Yoshikawa, Nobuyuki
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2022, 32 (07)
  • [25] Simulation and Experimental Demonstration of Logic Circuits Using an Ultra-Low-Power Adiabatic Quantum-Flux-Parametron
    Inoue, K.
    Takeuchi, N.
    Ehara, K.
    Yamanashi, Y.
    Yoshikawa, N.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2013, 23 (03)
  • [26] An Optimal Algorithm for Splitter and Buffer Insertion in Adiabatic Quantum-Flux-Parametron Circuits
    Huang, Chao-Yuan
    Chang, Yi-Chen
    Tsai, Ming-Jer
    Ho, Tsung-Yi
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [27] Adiabatic quantum-flux-parametron with delay-line clocking: logic gate demonstration and phase skipping operation
    Yamae, Taiki
    Takeuchi, Naoki
    Yoshikawa, Nobuyuki
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2021, 34 (12):
  • [28] A Feedback-Friendly Large-Scale Clocking Scheme for Adiabatic Quantum-Flux-Parametron Logic Datapaths
    Takeuchi, Naoki
    Ayala, Christopher Lawrence
    Chen, Olivia
    Yoshikawa, Nobuyuki
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2019, 29 (05)
  • [29] Optimizing Adiabatic Quantum-Flux-Parametron (AQFP) Circuits using an Exact Database
    Marakkalage, Dewmini Sudara
    Riefler, Heinz
    De Micheli, Giovanni
    2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2021,
  • [30] Reconfigurable Logic Gate of Quantum-Flux-Parametron Using Magnetic Material
    Kurokawa, Sota
    Tsune, Akihisa
    Ito, Hiroshi
    Taniguchi, Soya
    Ishikawa, Kota
    Tanaka, Masamitsu
    Akaike, Hiroyuki
    Fujimaki, Akira
    2015 15TH INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2015,