A Markov Model for Low-Power High-Fidelity Design-Space Exploration

被引:2
|
作者
Cao, Jing [1 ]
Nymeyer, Albert [1 ]
机构
[1] Univ New South Wales, Sch Comp Sci & Engn, Sydney, NSW, Australia
关键词
high-level synthesis; Markov model; low power; leak-age power; area complexity; high fidelity; TRANSITION MATRIX; AREA;
D O I
10.1109/DSD.2010.47
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We use a Markov model to specify the behaviour of a protocol, and show an analysis of this model can generate a high-level design space that an engineer can explore. The behaviour that we study is the leakage power and the area complexity. The design space generated from the Markov model is shown to have high fidelity, which means it faithfully reflects the corresponding 'implementation space', and the lowest-power design will synthesise to the lowest-power implementation. In effect, the high-level Markov-based analysis we carry out allows low-level behaviour to be predicted, and this diminishes the need for extensive, time-consuming simulation. We also compute the theoretical lower and upper bounds of power, and in so doing, can determine how close our high-level designs are to being optimal. To test fidelity, we apply two different simulation tools, and measure the correlation between our high-level estimates and the results produced by simulation. In a case study, we predict which design of an AMBA protocol will consume least total power and cover least area.
引用
收藏
页码:115 / 122
页数:8
相关论文
共 50 条
  • [1] A Design-Space Exploration Tool for Low-Power DCT and IDCT Hardware Accelerators
    Walters, E. George, III
    2012 IEEE 16TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE), 2012,
  • [2] Rapid Design-Space Exploration for Low-Power Manycores Under Process Variation Utilizing Machine Learning
    Majzoub, Sohaib
    Saleh, Resve
    Taouil, Mottaqiallah
    Hamdioui, Said
    Bamakhrama, Mohamed
    IEEE ACCESS, 2022, 10 : 70187 - 70203
  • [3] Low-fidelity method for rapid aerostructural optimisation and design-space exploration of planar wings
    Taylor, J. D.
    Hunsaker, D. F.
    AERONAUTICAL JOURNAL, 2021, 125 (1289): : 1209 - 1230
  • [4] High-level power estimation and low-power design space exploration for FPGAs
    Chen, Deming
    Cong, Jason
    Fan, Yiping
    Zhang, Zhiru
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 529 - +
  • [5] Methodical Low-Power ASIP Design Space Exploration
    Tilman Glökler
    Andreas Hoffmann
    Heinrich Meyr
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 229 - 246
  • [6] Methodical low-power ASIP design space exploration
    Glökler, T
    Hoffmann, A
    Meyr, H
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (03): : 229 - 246
  • [7] A Low-Power, High-Fidelity Stereo Audio Codec in 0.13 μm CMOS
    Jiang, Xicheng
    Song, Jungwoo
    Chen, Jianlong
    Chandrasekar, Vinay
    Galal, Sherif
    Cheung, Felix Y. L.
    Cheung, Darwin
    Brooks, Todd L.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (05) : 1221 - 1231
  • [8] Analytic Processor Model for Fast Design-Space Exploration
    Jongerius, Rik
    Mariani, Giovanni
    Anghel, Andreea
    Dittmann, Gero
    Vermij, Erik
    Corporaal, Henk
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 411 - 414
  • [9] Power/performance/thermal design-space exploration for multicore architectures
    Monchiero, Matteo
    Canal, Ramon
    Gonzalez, Antonio
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2008, 19 (05) : 666 - 681
  • [10] Design-space exploration of low power coarse grained reconfigurable datapath array architectures
    Hartenstein, R
    Hoffmann, T
    Nageldinger, U
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 118 - 128