Rapid Design-Space Exploration for Low-Power Manycores Under Process Variation Utilizing Machine Learning

被引:0
|
作者
Majzoub, Sohaib [1 ]
Saleh, Resve [2 ]
Taouil, Mottaqiallah [3 ]
Hamdioui, Said [3 ]
Bamakhrama, Mohamed [4 ]
机构
[1] Univ Sharjah, Dept Elect & Comp Engn, Sharjah, U Arab Emirates
[2] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V6T 1Z4, Canada
[3] Delft Univ Technol, Lab Comp Engn, NL-2628 CD Delft, Netherlands
[4] Synopsys, NL-5656 AE Eindhoven, Netherlands
关键词
Optimization; Machine learning; Task analysis; Multicore processing; Throughput; Maximum likelihood estimation; Runtime; Neural network; simulator; manycore; low-power; process variation; frequency scaling; voltage scaling; 3D-stack; voltage selection; within-die variation; VOLTAGE-ISLAND FORMATION; ENERGY OPTIMIZATION; WIRELESS NOC; CORE; MANAGEMENT; SYSTEMS; REDUCTION; IMPACT;
D O I
10.1109/ACCESS.2022.3187140
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Design-space exploration for low-power manycore design is a daunting and time-consuming task which requires some complex tools and frameworks to achieve. In the presence of process variation, the problem becomes even more challenging, especially the time associated with trial-and-error selection of the proper options in the tools to obtain the optimal power dissipation. The key contribution of this work is the novel use of machine learning to speed up the design process by embedding the tool expertise needed for low power design-space exploration for manycores into a trained neural network. To enable this, we first generate a large volume of data for 36000 benchmark applications by running them under all possible configurations to find the optimal one in terms of power. This is done using our own tool called LVSiM, a holistic manycore optimization program including process variations. A neural network is trained with this information to build in the expertise. A second contribution of this work is to define a new set of features, relevant to power and performance optimization, when training the neural network. At design time, the trained neural network is used to select the proper options on behalf of the user based on the features of any new application. However, one problem encountered with this approach is that the database constructed for machine learning has many outliers due to randomness associated with process variation which creates a major headache for classification - the supervised learning task performed by neural networks. The third key contribution of this work is a novel data coercion algorithm used as a corrective measure to handle the outliers. The proposed data coercion scheme produces results that are within 3.9% of the optimal power consumption compared to 7% without data coercion. Furthermore, the proposed method is about an order of magnitude faster than a heuristic approach and two orders of magnitude faster than a brute-force approach for design-space exploration.
引用
收藏
页码:70187 / 70203
页数:17
相关论文
共 35 条
  • [1] A Design-Space Exploration Tool for Low-Power DCT and IDCT Hardware Accelerators
    Walters, E. George, III
    2012 IEEE 16TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE), 2012,
  • [2] A Markov Model for Low-Power High-Fidelity Design-Space Exploration
    Cao, Jing
    Nymeyer, Albert
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 115 - 122
  • [3] A general framework for probabilistic low-power design space exploration considering process variation
    Srivastava, A
    Sylvester, D
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 808 - 813
  • [4] Methodical Low-Power ASIP Design Space Exploration
    Tilman Glökler
    Andreas Hoffmann
    Heinrich Meyr
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 229 - 246
  • [5] Methodical low-power ASIP design space exploration
    Glökler, T
    Hoffmann, A
    Meyr, H
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (03): : 229 - 246
  • [6] Design-space exploration of low power coarse grained reconfigurable datapath array architectures
    Hartenstein, R
    Hoffmann, T
    Nageldinger, U
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 118 - 128
  • [7] Low-fidelity method for rapid aerostructural optimisation and design-space exploration of planar wings
    Taylor, J. D.
    Hunsaker, D. F.
    AERONAUTICAL JOURNAL, 2021, 125 (1289): : 1209 - 1230
  • [8] A Design-Space Exploration Framework for Application-Specific Machine Learning Targeting Reconfigurable Computing
    Mahmood, Safdar
    Huebner, Michael
    Reichenbach, Marc
    APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023, 2023, 14251 : 371 - 374
  • [9] Postsilicon Adaptation for Low-Power SRAM under Process Variation
    Cho, Minki
    Schlessman, Jason
    Mahmoodi, Hamid
    Wolf, Marilyn
    Mukhopadhyay, Saibal
    IEEE DESIGN & TEST OF COMPUTERS, 2010, 27 (06): : 26 - 35
  • [10] High-level power estimation and low-power design space exploration for FPGAs
    Chen, Deming
    Cong, Jason
    Fan, Yiping
    Zhang, Zhiru
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 529 - +