An Edge Missing Compensator for Fast Settling Wide Locking Range Phase-Locked Loops

被引：14

作者：

Lin, Chi-Sheng ^{[1
]}

Chien, Ting-Hsu ^{[1
]}

Wey, Chin-Long ^{[1
,2
]}

Huang, Chun-Ming ^{[1
]}

Juang, Ying-Zong ^{[1
]}

机构：

[1] Natl Chip Implementat Ctr, Natl Appl Res Labs, Hsinchu, Taiwan

[2] Natl Cent Univ, Dept Elect Engn, Jhongli, Taiwan

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2009年 / 44卷 / 11期

关键词：

Edge missing comparator; edge missing detector; extended linear region; phase-locked loop (PLL); FREQUENCY-SYNTHESIZER;

D O I：

10.1109/JSSC.2009.2031209

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An edge missing compensator (EMC) is proposed to approach the function of an ideal PD with +/- 2(N-1) X 2 pi linear range with N-bit EMC. A PLL implemented with a 9-bit EMC achieves 320 MHz frequency hopping within 10 mu s logarithmically which is about 2.4 times faster than the conventional design. The reference spur of the PLL is -48.7 dBc and the phase noise is -88.31 dBc/Hz at 10 kHz offset with K-VCO = -2 GHz/V.

引用

页码：3102 / 3110

页数：9

共 50 条

[41] ON OPTIMUM DIGITAL PHASE-LOCKED LOOPS
GUPTA, SC
IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1968, CO16 (02): : 340 - &
[42] A Digital BIST for Phase-Locked Loops
Sliech, Kevin
Margala, Martin
23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 134 - 142
[43] TRANSIENT EVENTS IN PHASE-LOCKED LOOPS
PARK, JL
AUSTRALIAN TELECOMMUNICATION RESEARCH, 1977, 11 (03): : 13 - 22
[44] INCREASING VERSATILITY OF PHASE-LOCKED LOOPS
CHEUNG, WN
ELECTRONIC ENGINEERING, 1978, 50 (610): : 51 - &
[45] Characterization and verification of phase-locked loops
Egan, T
Mourad, S
IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 1697 - 1702
[46] LOCK DETECTION IN PHASE-LOCKED LOOPS
STENSBY, J
SIAM JOURNAL ON APPLIED MATHEMATICS, 1992, 52 (05) : 1469 - 1475
[47] Chimeras in digital phase-locked loops
Paul, Bishwajit
Banerjee, Tanmoy
CHAOS, 2019, 29 (01)
[48] On the Gardner Problem for Phase-Locked Loops
N. V. Kuznetsov
M. Y. Lobachev
M. V. Yuldashev
R. V. Yuldashev
Doklady Mathematics, 2019, 100 : 568 - 570
[49] SYNCHRONIZATION OF CHAOS IN PHASE-LOCKED LOOPS
ENDO, T
CHUA, LO
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (12): : 1580 - 1588
[50] Analysis of jitter in phase-locked loops
Lee, DC
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (11) : 704 - 711

← 1 2 3 4 5 →