Temperature Dependence and Temperature-Aware Sensing in Ferroelectric FET

被引:37
|
作者
Gupta, Aniket [1 ]
Ni, Kai [2 ]
Prakash, Om [4 ]
Hu, X. Sharon [3 ]
Amrouch, Hussain [4 ]
机构
[1] Natl Inst Technol Uttarakhand, Srinagar, Uttarakhand, India
[2] Rochester Inst Technol, Microsyst Engn, Rochester, NY 14623 USA
[3] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA
[4] Karlsruhe Inst Technol KIT, Dept Comp Sci, Karlsruhe, Germany
关键词
Ferroelectric; FeFET; Nonvolatile Memory; NVM; TCAD; Reliability; Temperature; Emerging Technology;
D O I
10.1109/irps45951.2020.9129226
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The temperature dependence of Ferroelectric FET (FeFET) at the 14nm technology node has been studied thoroughly through well-calibrated TCAD modeling for 3D FinFET devices. We demonstrate, for the first time, that: 1) the degradation of FeFET (i.e., reduction in sensing current during reading) with temperature increase comes mostly from the ferroelectric degradation (i.e., reductions in the coercive field and polarization), while marginally from the degradation in the underlying FinFET (i.e. changes in electrostatics and carrier transport properties); 2) the drain current reduction caused by the ferroelectric degradation can be partially compensated with the current boost induced by the degradation in electrostatics and carrier transport properties. Therefore, the read voltage of FeFET based nonvolatile memory (NVM) can be carefully selected to mitigate deleterious effects of temperature variation during runtime.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] T-DVS: Temperature-aware DVS based on Temperature Inversion Phenomenon
    Park, Jinsoo
    Cha, Hojung
    ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 248 - 253
  • [42] A temperature-aware FPGA placement based on vertical diffusion
    Huang, Junying
    Colin, Lin Yu
    Zhang, Chao
    Yang, Haigang
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2017, 29 (01): : 189 - 195
  • [43] Heuristic temperature-aware DVS scheduling algorithm for MPSoC
    Yang, Zhibang
    Xu, Cheng
    Zhou, Xu
    Liu, Yan
    International Journal of Advancements in Computing Technology, 2012, 4 (01) : 67 - 76
  • [44] Minimizing the Maximum Processor Temperature by Temperature-Aware Scheduling of Real-Time Tasks
    Ozceylan, Baver
    Haverkort, Boudewijn R.
    de Graaf, Maurits
    Gerards, Marco E. T.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (08) : 1084 - 1097
  • [45] Temperature-aware Task Scheduling on Multicores Based on Reinforcement Learning
    Yang S.-G.
    Wang Y.-Y.
    Liu W.-C.
    Jiang X.
    Zhao M.-X.
    Fang H.
    Yang Y.
    Liu D.
    Ruan Jian Xue Bao/Journal of Software, 2021, 32 (08): : 2408 - 2424
  • [46] Temperature-aware configurable cache to reduce energy in embedded systems
    Noori, Hamid
    Goudarzi, Maziar
    Inoue, Koji
    Murakami, Kazuaki
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04) : 418 - 431
  • [47] A Temperature-Aware Analysis of Latched Comparators for Smart Vehicle Applications
    Fonseca, Adriano V.
    El Khattabi, Rachid
    Afshari, William A.
    Baruqui, Fernando A. P.
    Soares, Carlos F. T.
    Ferreira, Pietro Maris
    2017 30TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2017): CHOP ON SANDS, 2017, : 1 - 6
  • [48] Maximum Delay Variation Temperature-Aware Standard Cell Design
    Pons, Marc
    Nagel, Jean-Luc
    Piguet, Christian
    2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 296 - 299
  • [49] The temperature dependence of ferroelectric imprint
    Benedetto, JM
    Roush, ML
    Lloyd, IK
    Ramesh, R
    Rychlik, B
    INTEGRATED FERROELECTRICS, 1995, 10 (1-4) : 279 - 288
  • [50] Surface temperature-aware thermal management technique for mobile devices
    Yim, Myung Kyoon
    Lee, Kyoung Min
    Han, Tae Hee
    IEICE ELECTRONICS EXPRESS, 2014, 11 (23):