Continuous semianalytical modeling of vertical surrounding-gate tunnel FET: analog/RF performance evaluation

被引:6
|
作者
Abdelmalek, Nidhal [1 ]
Djeffal, Faycal [1 ,2 ]
Bentrcia, Toufik [2 ]
机构
[1] Univ Mostefa Benboulaid Batna 2, Dept Elect, LEA, Batna 05000, Algeria
[2] Univ Batna 1, Dept Phys, LEPCM, Batna 05000, Algeria
关键词
Continuous model; Surrounding gate; High-kappa; Tunneling FET; Analog/RF; Linearity; THRESHOLD VOLTAGE; MOSFET; DRAIN; TRANSISTORS; EQUATION; IMPACT;
D O I
10.1007/s10825-018-1141-9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A continuous and accurate model based on the two-dimensional (2D) potential solution of a tunnel field-effect transistor (TFET) with undoped vertical surrounding-gate (VSG) structure is proposed. Both ambipolarity and dual modulation effects are included to obtain a more accurate analytical model, whose validity is demonstrated by comparison with two-dimensional numerical simulations using ATLAS-2D. The continuity of the proposed model enables extraction of analog/radiofrequency (RF) parameters and device figures of merit. Moreover, the effect of introducing a high-kappa layer on the gate oxide in improving the behavior of the VSG-TFET is explored for use in high-performance analog/RF applications. The proposed continuous analytical model can be easily implemented in commercial simulators to study and investigate VSG-TFET-based nanoelectronic circuits.
引用
收藏
页码:724 / 735
页数:12
相关论文
共 50 条
  • [41] Modeling and Simulation Based Investigation of Triple Material Surrounding Gate Tunnel FET for Low Power Application
    Suguna, M.
    Kaveri, R.
    Sree, V. A. Nithya
    Hemalatha, M.
    Balamurugan, N. B.
    SILICON, 2022, 14 (05) : 2363 - 2371
  • [42] Modeling and Simulation Based Investigation of Triple Material Surrounding Gate Tunnel FET for Low Power Application
    M. Suguna
    R. Kaveri
    V. A. Nithya Sree
    M. Hemalatha
    N. B. Balamurugan
    Silicon, 2022, 14 : 2363 - 2371
  • [43] Temperature impact on linearity and analog/RF performance metrics of a novel charge plasma tunnel FET
    Parmar, Nitish
    Singh, Prabhat
    Samajdar, Dip Prakash
    Yadav, Dharmendra Singh
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2021, 127 (04):
  • [44] Temperature impact on linearity and analog/RF performance metrics of a novel charge plasma tunnel FET
    Nitish Parmar
    Prabhat Singh
    Dip Prakash Samajdar
    Dharmendra Singh Yadav
    Applied Physics A, 2021, 127
  • [45] Impact of drain underlap length variation on the DC and RF performance of cylindrical gate tunnel FET
    Dash S.
    Mishra G.P.
    Nanoscience and Nanotechnology - Asia, 2021, 11 (01): : 97 - 103
  • [46] Heterostructure performance evaluation: A numerical simulation and analytical modeling of the ferroelectric pocket doped double gate tunnel FET
    Jeyanthi, J. E.
    Samuel, T. S. Arun
    Song, Young Suh
    Venkatesh, M.
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2024, 37 (02)
  • [47] Performance analysis of undoped and Gaussian doped cylindrical surrounding-gate MOSFET with it's small signal modeling
    Sood, Himangi
    Srivastava, Viranjay M.
    Singh, Ghanshyam
    MICROELECTRONICS JOURNAL, 2016, 57 : 66 - 75
  • [48] Design, Simulation, and Work Function Trade for DC and Analog/RF Performance Enhancement in Dual Material Hetero Dielectric Double Gate Tunnel FET
    Kavi, Kavindra Kumar
    Tripathi, Shweta
    Mishra, R. A.
    Kumar, Sanjay
    SILICON, 2022, 14 (15) : 10101 - 10113
  • [49] Design, Simulation, and Work Function Trade for DC and Analog/RF Performance Enhancement in Dual Material Hetero Dielectric Double Gate Tunnel FET
    Kavindra Kumar Kavi
    Shweta Tripathi
    R. A. Mishra
    Sanjay Kumar
    Silicon, 2022, 14 : 10101 - 10113
  • [50] Device Designs and Analog Performance Analysis for Negative-Capacitance Vertical-Tunnel FET
    Lin, Hung-Han
    Hu, Vita Pi-Ho
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 241 - 246