Acceleration of Genetic Algorithm based FPGA Placers using GPGPU

被引：0
|
作者：
Cheong, Ke You [1 ]
Panicker, Rajesh C. [1 ]
机构：
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore, Singapore
来源：
PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON) | 2016年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
With the scaling of process nodes, the complexity of IC design continues to increase. This increase in complexity greatly increases the time needed by many electronic design automation (EDA) tools to perform optimizations. Placer is one such tool that has been seeing a large increase in the time required for execution. Due to the large solution space and tight constraints, the amount of computations needed to arrive at a reasonably good solution increases exponentially. This work explores the acceleration of a genetic algorithm-based placer for field programmable gate arrays (FPGAs) using general-purpose computing on graphics processing units (GPGPUs).
引用
收藏
页码：3801 / 3804
页数：4
相关论文
共 50 条
  • [41] A range ambiguity classification algorithm for automotive LiDAR based on FPGA platform acceleration
    Li, Haoyu
    Xiang, Sihua
    Zhang, Lu
    Zhu, Jianzhong
    Wang, Song
    Wang, You
    FRONTIERS IN PHYSICS, 2023, 11
  • [42] Hardware Acceleration of Image Registration Algorithm on FPGA-based Systems on Chip
    Stratakos, Ioannis
    Gourounas, Dimitrios
    Tsoutsouras, Vasileios
    Economopoulos, Theodore
    Matsopoulos, George
    Soudris, Dimitrios
    INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (COINS), 2019, : 92 - 97
  • [43] Research on N-body Problem with FMM Algorithm Based on FPGA Acceleration
    Chai, Yahui
    Cao, Min
    Xu, Weimin
    Li, Qigang
    Zheng, Yanheng
    MATERIALS, MECHATRONICS AND AUTOMATION, PTS 1-3, 2011, 467-469 : 1940 - 1946
  • [44] FPGA based acceleration of game theory algorithm in edge computing for autonomous driving
    Du, Sen
    Huang, Tian
    Hou, Junjie
    Song, Shijin
    Song, Yuefeng
    JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 93 : 33 - 39
  • [45] Preference Utility Algorithm Using GPGPU Architecture
    Hung, Che-Lun
    Lin, Chun-Yuan
    Wang, Hsiao-Hsi
    Yeh, Jieh-Shan
    Hu, Yu-Chen
    Lin, Yaw-Ling
    2013 IEEE/ACIS 12TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE (ICIS), 2013, : 155 - 160
  • [46] FPGA Placement Improvement Using a Genetic Algorithm and the Routing Algorithm as a Cost Function
    Javier Veredas, Francisco
    Carmona, Enrique J.
    2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 70 - 76
  • [47] Fast FPGA placement Algorithm using Quantum Genetic Algorithm with Simulated Annealing
    Guo, Xiao
    Wang, Teng
    Chen, Zhihui
    Wang, Lingli
    Zhao, Wenqing
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 730 - 733
  • [48] Parallel Implementation of PSO Algorithm using GPGPU
    Kaur, Jaspreet
    Singh, Satvir
    Singh, Sarabjeet
    2016 SECOND INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE & COMMUNICATION TECHNOLOGY (CICT), 2016, : 155 - 159
  • [49] A GPGPU-based Collision Detection Algorithm
    Zou Yisheng
    Zhou Xiaoli
    Ding Guofu
    He Yong
    Jia Meiwei
    PROCEEDINGS OF THE FIFTH INTERNATIONAL CONFERENCE ON IMAGE AND GRAPHICS (ICIG 2009), 2009, : 938 - 942
  • [50] Robot inverse acceleration solution based on hybrid genetic algorithm
    Zhang, Yong-Gui
    Huang, Yu-Mei
    Xie, Li-Ming
    PROCEEDINGS OF 2008 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-7, 2008, : 2099 - +
12345