Scalable Central-stage Buffered Clos-network packet switches with QoS

被引:0
|
作者
Wang, Feng [1 ]
Hamdi, Mounir [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In our previous work [1], we proposed a scalable packet switch architecture based on the Central-stage Buffered Clos-network (CBC). We analyzed the memory requirements for the CBC to emulate an output-queued (OQ) switch and left the corresponding scheduling algorith. ms unexplored. In this paper(1), we set out to find a practical algorithm to schedule packets in order for the CBC to emulate an OQ switch supporting Quality of Service (QoS). We observe that the CBC surprisingly extend the well-known Birkhoff-von Neumann input-queued switches [15], making it able to scale to large switches with many input/output ports. In particular, as far as we know, the most efficient scheduling algorithm for a Birkhoff-von Neumann switch has a time complexity of O(N-4.5), where N is the number of switch ports. We show in this paper that we can reduce it to O(N-2.25) by employing a multi-stage multi-layer switch implementation.
引用
收藏
页码:309 / +
页数:2
相关论文
共 50 条
  • [31] K-selector-based dispatching algorithm for Clos-network switches
    Yang, Mei
    McCullough, Mayauna
    Jiang, Yingtao
    Zheng, Jun
    THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 222 - +
  • [32] Fault-tolerant Cell Dispatching for Onboard Space-Memory-Memory Clos-Network Packet Switches
    Liu, Kai
    Yan, Jian
    Lu, Jianhua
    2015 IEEE 16TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (HPSR), 2015, : 112 - 117
  • [33] Static Dispatching with Internal Backpressure Scheme for SMM Clos-Network Switches
    Kleban, Janusz
    Suszynska, Urszula
    2013 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS (ISCC), 2013,
  • [34] A Clos-Network Switch Architecture based on Partially-Buffered Crossbar Fabrics
    Hassen, Fadoua
    Mhamdi, Lotfi
    2016 IEEE 24TH ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI), 2016, : 45 - 52
  • [35] Divide-and-conquer dispatching scheme for satellite Clos-network switches
    Zhang, Mao-Sen
    Qiu, Zhi-Liang
    Gao, Ya
    Li, Jun
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2012, 34 (11): : 2734 - 2740
  • [36] Scheduling algorithms for shared fiber-delay-line optical packet switches - Part II: The three-stage Clos-Network case
    Jiang, S
    Hu, G
    Liew, SY
    Chao, HJ
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2005, 23 (04) : 1601 - 1609
  • [37] Performance Analysis of Clos-Network Packet Switch with Virtual Output Queues
    Oki, Eiji
    Kitsuwan, Nattapong
    Rojas-Cessa, Roberto
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2011, E94B (12) : 3437 - 3446
  • [38] Static round-robin dispatching schemes for Clos-network switches
    Pun, KH
    Hamdi, M
    HPSR 2002: WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, PROCEEDINGS: MERGING OPTICAL AND IP TECHNOLOGIES, 2002, : 329 - 333
  • [39] A Module Matched First Dispatching Algorithm for MSM Clos-network Switches
    Hu, Yanlang
    Li, Minqi
    Zhou, Quan
    Li, Jun
    Zhang, Yi
    Li, Jingling
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 4086 - 4089
  • [40] Module-Level Matching Algorithms for MSM Clos-Network Switches
    Xia, Yu
    Chao, H. Jonathan
    2012 IEEE 13TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (HPSR), 2012,