Application Specific Buffer Allocation for Wormhole Routing Networks-on-Chip

被引：0

作者：

Wang Liwei ^{[1
]}

Cao Yang ^{[1
]}

Li Xiaohui ^{[1
]}

Zhu Xiaohu ^{[1
]}

机构：

[1] Wuhan Univ, Sch Elect Informat, Wuhan 430072, Peoples R China

来源：

2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A buffer allocation algorithm for wormhole routing networks-on-chip was proposed. When the total budget of the available buffering space is fixed, the proposed algorithm automatically assigns the buffer depth for each input channel, in different routers across the chip, according to the traffic characteristics of the target application. The simulation results show that the buffer allocation result is more reasonable and lower average packet latency can be achieved compared to the uniform buffer allocation.

引用

页码：1312 / 1316

页数：5

共 50 条

[21] Adaptive Congestion Control for Application Specific Networks-on-Chip
Yin Shouyi
[J]. CHINESE JOURNAL OF ELECTRONICS, 2009, 18 (02) : 210 - 214
[22] An Approach for Multicast Routing in Networks-on-Chip
Prasad, M. Lakshmi
Das, Shirshendu
Kapoor, Hemangee K.
[J]. 2014 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY (ICIT), 2014, : 299 - 304
[23] Dynamic Task Allocation in Networks-on-Chip
Bindu, Agarwalla
Kumar, Deka Jatindra
[J]. ADVANCES IN WIRELESS, MOBILE NETWORKS AND APPLICATIONS, 2011, 154 : 158 - +
[24] Optimizing Buffer Usage for Networks-on-Chip Design
Yin, Shouyi
Liu, Leibo
Wei, Shaojun
[J]. 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 981 - 985
[25] Application Specific Networks-on-Chip Synthesis: An Energy Efficient Approach
Kashi, Somayeh
Patooghy, Ahmad
Rahmati, Dara
Fazeli, Mahdi
Kinsy, Michel A.
[J]. 2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 52 - 57
[26] Router design for application specific networks-on-chip on reconfigurable systems
Vestias, Mario P.
Neto, Horacio C.
[J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 389 - 394
[27] Early performance estimation in wormhole-switched Networks-on-Chip
Dumitriu, Victor
Khan, Gul N.
[J]. 2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 218 - 222
[28] Footprint: Regulating Routing Adaptiveness in Networks-on-Chip
Fu, Binzhang
Kim, John
[J]. 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), 2017, : 691 - 702
[29] Application Specific Routing Algorithms for Networks on Chip
Palesi, Maurizio
Holsmark, Rickard
Kumar, Shashi
Catania, Vincenzo
[J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2009, 20 (03) : 316 - 330
[30] Custom Networks-on-Chip Architectures With Multicast Routing
Yan, Shan
Lin, Bill
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (03) : 342 - 355

← 1 2 3 4 5 →