Architecture of a stereo matching VLSI processor based on hierarchically parallel memory access

被引：0
|
作者：
Hariyama, M [1 ]
Sasaki, H [1 ]
Kameyama, M [1 ]
机构：
[1] Tohoku Univ, Grad Sch Informat Sci, Sendai, Miyagi 9808579, Japan
来源：
2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS | 2004年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a VLSI processor for highspeed and reliable stereo matching based on adaptive window-size control of SAD(Sum of Absolute Differences) computation. To reduce its computational complexity, SADs are computed using multi- resolution images. Parallel memory access is essential for highly parallel image processing. For parallel memory access, this paper also presents an optimal memory allocation that minimizes the hardware amount under the condition of parallel memory access at specified resolutions.
引用
收藏
页码：245 / 247
页数：3
相关论文
共 50 条
  • [21] Architecture of a field-programmable VLSI processor using memory-based cells
    Ohsawa, N
    Hariyama, M
    Kameyama, M
    [J]. SICE 2002: PROCEEDINGS OF THE 41ST SICE ANNUAL CONFERENCE, VOLS 1-5, 2002, : 1849 - 1852
  • [22] Stereo vision VLSI processor based on a recursive computation algorithm
    Miura, K
    Hariyama, M
    Kameyama, M
    [J]. SICE 2003 ANNUAL CONFERENCE, VOLS 1-3, 2003, : 1564 - 1567
  • [23] A three-dimensional instrumentation VLSI processor based on a concurrent memory-access scheme
    Lee, S
    Hariyama, M
    Kameyama, M
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (11) : 1491 - 1498
  • [24] Instruction set architecture of the determined memory access processor
    Melnyk, A
    Salo, A
    [J]. EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, : 198 - 199
  • [25] ePUMA: A Unique Memory Access based Parallel DSP Processor for SDR and CR
    Karlsson, Andreas
    Sohl, Joar
    Wang, Jian
    Liu, Dake
    [J]. 2013 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), 2013, : 1234 - 1237
  • [26] Parallel Random Access Memory in a Shared Memory Architecture
    Tran Due Linh
    de Souza-Daw, Tony
    Thang Manh Hoang
    Nguyen Tien Dzung
    [J]. 2014 IEEE FIFTH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS (ICCE), 2014, : 364 - 369
  • [27] Collision detection VLSI processor for intelligent vehicles using a hierarchically-content-addressable memory
    Hariyama, M
    Sasaki, K
    Kameyama, M
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (09): : 1722 - 1729
  • [28] Trellis-based parallel stereo matching
    Oh, Y
    Jeong, H
    [J]. 2000 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS, VOLS I-VI, 2000, : 2143 - 2146
  • [29] Ordered Access Memory Based Programmable Hardware Accelerator Parallel Architecture
    Melnyk, Anatoliy
    Melnyk, Viktor
    [J]. 2019 IEEE 15TH INTERNATIONAL CONFERENCE ON THE EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS (CADSM'2019), 2019,
  • [30] An FPGA Stereo Matching Processor Based on the Sum of Hamming Distances
    Aguilar-Gonzalez, Abiel
    Arias-Estrada, Miguel
    [J]. APPLIED RECONFIGURABLE COMPUTING, ARC 2016, 2016, : 66 - 77
12345