Vehicular speed response PLL using square-law circuits

被引:0
|
作者
Kitabata, G [1 ]
Hamamura, M [1 ]
Tachikawa, S [1 ]
机构
[1] Nagaoka Univ Technol, Nagaoka, Niigata 9402188, Japan
关键词
mobile communications; directional antenna; frequency offset; PLL; square-law circuit;
D O I
10.1002/ecjc.1109
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose using a square-law loop circuit that does not require a pilot signal in a vehicular speed response phase-locked loop (PLL) and study its performance. In the PLL performance in the fading transmission path in mobile communications, a vehicular speed response PLL improves the PLL performance by using a directional antenna to lengthen the fading period and by providing frequency offset information generated in response to the vehicular speed to the PLL. Compared with a PLL using a conventional square-law circuit, the proposed scheme effectively uses the cancellation effect of the frequency offset and the loop gain adaptation based on the vehicular speed response to obtain substantial improvement in the bit error rate. A substantial improvement is exhibited, particularly in an environment having a high f(D)T. (C) 2002 Wiley Periodicals, Inc.
引用
收藏
页码:22 / 29
页数:8
相关论文
共 50 条