Accelerating Chip Design With Machine Learning

被引:31
|
作者
Khailany, Brucek [1 ]
Ren, Haoxing [1 ]
Dai, Steve [2 ]
Godil, Saad [3 ]
Keller, Ben [2 ]
Kirby, Robert [4 ]
Klinefelter, Alicia [1 ]
Venkatesan, Rangharajan [1 ]
Zhang, Yanqing [1 ]
Catanzaro, Bryan [3 ]
Dally, William J. [5 ]
机构
[1] NVIDIA Corp, Santa Clara, CA 95051 USA
[2] NVIDIA Corp, ASIC & VLSI Res Grp, Santa Clara, CA USA
[3] NVIDIA Corp, Appl Deep Learning Res, Santa Clara, CA USA
[4] NVIDIA Corp, Appl Deep Learning Res Team, Santa Clara, CA USA
[5] NVIDIA Corp, Res, Santa Clara, CA USA
关键词
Chip scale packaging; Computational modeling; Task analysis; Logic gates; Training; Very large scale integration; Data models; Design Methodology; Integrated Circuits; Machine Learning; VLSI;
D O I
10.1109/MM.2020.3026231
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recent advancements in machine learning provide an opportunity to transform chip design workflows. We review recent research applying techniques such as deep convolutional neural networks and graph-based neural networks in the areas of automatic design space exploration, power analysis, VLSI physical design, and analog design. We also present a future vision of an AI-assisted automated chip design workflow to aid designer productivity and automate optimization tasks.
引用
收藏
页码:23 / 32
页数:10
相关论文
共 50 条
  • [41] Machine learning in accelerating microsphere formulation development
    Jiayin Deng
    Zhuyifan Ye
    Wenwen Zheng
    Jian Chen
    Haoshi Gao
    Zheng Wu
    Ging Chan
    Yongjun Wang
    Dongsheng Cao
    Yanqing Wang
    Simon Ming-Yuen Lee
    Defang Ouyang
    Drug Delivery and Translational Research, 2023, 13 : 966 - 982
  • [42] Accelerating discovery in inorganic chemistry with machine learning
    Kulik, Heather
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2019, 257
  • [43] Accelerating Machine Learning Inference with Probabilistic Predicates
    Lu, Yao
    Chowdhery, Aakanksha
    Kandula, Srikanth
    Chaudhuri, Surajit
    SIGMOD'18: PROCEEDINGS OF THE 2018 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, 2018, : 1493 - 1508
  • [44] Accelerating materials discovery using machine learning
    Juan, Yongfei
    Dai, Yongbing
    Yang, Yang
    Zhang, Jiao
    JOURNAL OF MATERIALS SCIENCE & TECHNOLOGY, 2021, 79 : 178 - 190
  • [45] Machine Learning Enabled Power-Aware Network-on-Chip Design
    DiTomaso, Dominic
    Sikder, Ashif
    Kodi, Avinash
    Louri, Ahmed
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1354 - 1359
  • [46] Hardware Architecture Design of the Deep-learning-based Machine Vision Chip
    Chi, Yingying
    Cui, Wenpeng
    Qiao, Lei
    Long, Xitian
    Wang, Liang
    PROCEEDINGS OF 2019 IEEE 3RD INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC 2019), 2019, : 1110 - 1113
  • [47] Machine Learning for VLSI CAD: A Case Study in On-Chip Power Grid Design
    Dey, Sukanta
    Nandi, Sukumar
    Trivedi, Gaurav
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 378 - 383
  • [48] An accelerating scheme for destructive parsimonious extreme learning machine
    Zhao, Yong-Ping
    Li, Bing
    Li, Ye-Bo
    NEUROCOMPUTING, 2015, 167 : 671 - 687
  • [49] Accelerating materials property predictions using machine learning
    Ghanshyam Pilania
    Chenchen Wang
    Xun Jiang
    Sanguthevar Rajasekaran
    Ramamurthy Ramprasad
    Scientific Reports, 3
  • [50] Single-Machine Scheduling with Accelerating Learning Effects
    Cheng, T. C. E.
    Tseng, Shih-Chang
    Lai, Peng-Jen
    Lee, Wen-Chiung
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2013, 2013