Timing-Critical Path Analysis in Circuit Designs Considering Aging with Signal Probability

被引:0
|
作者
Tsai, Jiun-Cheng [1 ]
Liang, Aaron C-W [1 ]
Wen, Charles H-P [1 ]
机构
[1] Natl Yang Ming Chiao Tung Univ, ECE Dept, Hsinchu, Taiwan
关键词
reliability; aging; FTA; NBTI; PBTI; HCI; RELIABILITY; NBTI;
D O I
10.1109/ITCAsia55616.2022.00017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Aging is an important determinant for the reliability of circuit designs and has been addressed by a number of protection techniques based on static timing analysis (STA). The timing reported by STA, however, is often too optimistic without considering the functional behavior of the circuit. Furthermore, signal probability has also been found to be a significant factor in the aging effect. As such, we present in this paper a timingcritical path analysis that takes function and aging into account as well as signal probability. Functional timing analysis (FTA) eliminates the false paths and generates more accurate timing. Furthermore, machine learning can be used to build models for predicting the timing of each cell for various aging lifetimes and signal probabilities. Experimental results indicate that there can be a difference of up to 6% on path delay between STA and FTA. The path ranks also differ for most of the benchmark circuits after considering aging with signal probability, resulting in the delay differences of up to 6.12%. In conclusion, it is necessary to consider function, aging, and signal probability simultaneously when analyzing timing-critical paths in a circuit design.
引用
收藏
页码:37 / 42
页数:6
相关论文
共 50 条
  • [1] Timing-Critical Path Analysis with Structurally Synthesized BDDs
    Ubar, Raimund
    Jurimagi, Lembit
    Jenihhin, Maksim
    Raik, Jaan
    Olugbenga, Niyi-Leigh
    Viies, Vladimir
    2018 7TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2018, : 253 - 258
  • [2] Controlling Aging in Timing-Critical Paths
    Arasu, Senthil
    Nourani, Mehrdad
    Carulli, John M., Jr.
    Reddy, Vijay K.
    IEEE DESIGN & TEST, 2016, 33 (04) : 82 - 91
  • [3] Cooperative path planning for timing-critical missions
    McLain, TW
    Beard, RW
    PROCEEDINGS OF THE 2003 AMERICAN CONTROL CONFERENCE, VOLS 1-6, 2003, : 296 - 301
  • [4] Research on Timing-Critical Mission Based on Dynamic Path Planning
    Ma Pei-bei
    Lei Dan
    Ji Jun
    Zhang Xiao-jie
    2009 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION AND LOGISTICS ( ICAL 2009), VOLS 1-3, 2009, : 2091 - +
  • [5] Aging Analysis of Circuit Timing Considering NBTI and HCI
    Lorenz, Dominik
    Georgakos, Georg
    Schlichtmann, Ulf
    2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2009, : 3 - +
  • [6] Hierarchical Timing-Critical Paths Analysis in Sequential Circuits
    Jurimagi, Lembit
    Ubar, Raimund
    Jenihhin, Maksim
    Raik, Jaan
    Devadze, Sergei
    Kostin, Sergei
    2018 28TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2018, : 1 - 6
  • [7] A Reliability-Aware Methodology to Isolate Timing-Critical Paths under Aging
    Srivastava, Ankush
    Singh, Virendra
    Singh, Adit D.
    Saluja, Kewal K.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (06): : 721 - 739
  • [8] A Reliability-Aware Methodology to Isolate Timing-Critical Paths under Aging
    Ankush Srivastava
    Virendra Singh
    Adit D. Singh
    Kewal K. Saluja
    Journal of Electronic Testing, 2017, 33 : 721 - 739
  • [9] Aging-Aware Timing Analysis and Optimization Considering Path Sensitization
    Wu, Kai-Chiang
    Marculescu, Diana
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1572 - 1577
  • [10] Workload-aware Static Aging Monitoring of Timing-critical Flip-flops
    Vijayan, Arunkumar
    Kiamehr, Saman
    Oboril, Fabian
    Chakrabarty, Krishnendu
    Tahoori, Mehdi B.
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 176 - 181