Characterization of CMP pad surface texture and pad-wafer contact

被引:0
|
作者
Muldowney, GP [1 ]
James, DB [1 ]
机构
[1] CMP Technol, Adv Res & Pad Technol Grp, Newark, DE USA
来源
ADVANCES IN CHEMICAL-MECHANICAL POLISHING | 2004年 / 816卷
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Surface texture of CMP polishing pads varies considerably with the intrinsic microstructure of the pad, the addition of perforations or grooves, and the means of surface conditioning. The state of pad-wafer contact is determined by both large and small-scale texture in the top pad asperity layer and by the interaction of the top pad and sub-pad. A flow-based texture characterization test was applied to several types of CMP polishing pads to describe the asperity layer as a porous media having a void fraction and characteristic length. Fluid pressure loss profiles were measured in a radial flow geometry across pad samples pressed against a flat instrumented plate. Symmetry of the profiles revealed the extent of contact between the pad and the plate, and curvature of the profiles showed the relative contributions of viscous and inertial flow among the asperities. Sub-pads, grooving, and conditioning all increased pad-wafer contact and the effective resistance of the surface texture, improving flow uniformity. Soft pads showed higher inertial flow influence than fixed abrasives with regularly spaced asperities. The results demonstrate that pad surface texture has a strong influence on heat and mass transfer at the wafer surface in CMP. Implications are discussed for both pad design and CMP modeling.
引用
收藏
页码:147 / 158
页数:12
相关论文
共 50 条
  • [31] CMP PAD SURFACE UNIFORMITY OPTIMIZATION AFTER POLISH
    Lu, Ying Emily
    Guo, Wei William
    Wu, Jenny
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [32] Effect of Pad Micro-Texture on Frictional Force, Removal Rate, and Wafer Topography during Copper CMP Process
    Zhuang, Y.
    Liao, X.
    Borucki, L. J.
    Theng, S.
    Wei, X.
    Ashizawa, T.
    Philipossian, A.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 599 - 604
  • [33] Hybrid e-CMP/CMP process with non-contact electrode pad
    Kondo, S.
    Abe, D.
    Enomoto, T.
    Tominaga, S.
    Yamada, K.
    Saito, S.
    PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 82 - 84
  • [34] A Novel Pad Conditioner and Pad Roughness Effects on Tungsten CMP
    Lim, Donghyun
    Kim, Hojoong
    Jang, Bongyoung
    Cho, Honglae
    Kim, Junyong
    Hwang, Hasub
    2014 INTERNATIONAL CONFERENCE ON PLANARIZATION/CMP TECHNOLOGY (ICPT), 2014, : 352 - 355
  • [35] Effect of CMP conditioner diamond shape on pad topography and oxide wafer performances
    Ming Yi Tsai
    Wei Kai Chen
    The International Journal of Advanced Manufacturing Technology, 2011, 55 : 253 - 262
  • [36] CMP process - Integrated chemical & physical phenomena in between wafer and polishing pad
    Kimura, Keiichi
    Chen, Chao-Chang A.
    2014 INTERNATIONAL CONFERENCE ON PLANARIZATION/CMP TECHNOLOGY (ICPT), 2014, : 78 - 82
  • [37] Effect of CMP conditioner diamond shape on pad topography and oxide wafer performances
    Tsai, Ming Yi
    Chen, Wei Kai
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2011, 55 (1-4): : 253 - 262
  • [38] CMP consumables II: Pad
    Cook, LM
    CHEMICAL MECHANICAL POLISHING IN SILICON PROCESSING, 2000, 63 : 155 - 181
  • [39] Development of evaluation method for geometrical characterization of polishing pad surface texture based on contact image analysis using image rotation prism effect of mesh size of dresser grains on polishing pad surface texture
    Uneda M.
    Okabe K.
    Moriya N.
    Shibuya K.
    Ishikawa K.-I.
    Seimitsu Kogaku Kaishi/Journal of the Japan Society for Precision Engineering, 2010, 76 (11): : 1276 - 1282
  • [40] Temperature effects of pad conditioning process on oxide CMP: Polishing pad, slurry characteristics, and surface reactions
    Kim, NH
    Seo, YJ
    Lee, WS
    MICROELECTRONIC ENGINEERING, 2006, 83 (02) : 362 - 370