Negative threshold voltage shift for LTPS TFTs under x-ray irradiation and gate bias

被引:6
|
作者
Tai, Ya-Hsiang [1 ,2 ]
Yeh, Shan [1 ,2 ]
Chan, Po-Chun [1 ,2 ]
Li, Yi-Shen [1 ,2 ]
Huang, Shih-Hsuan [1 ,2 ]
Tu, Cheng-Che [1 ,2 ]
Chang, Ting-Chang [3 ]
机构
[1] Natl Chiao Tung Univ, Coll Elect & Comp Engn, Dept Photon, Hsinchu 30010, Taiwan
[2] Natl Chiao Tung Univ, Coll Elect & Comp Engn, Inst Electroopt Engn, Hsinchu 30010, Taiwan
[3] Natl Sun Yat Sen Univ, Dept Phys, Kaohsiung 804, Taiwan
关键词
low-temperature polycrystalline silicon (LTPS); thin-film transistor (TFT); X-ray; gate bias; gate insulator; PIXEL SENSOR ARCHITECTURES; CIRCUIT;
D O I
10.1088/1361-6641/ab3157
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the behavior of the low-temperature polycrystalline-silicon (LTPS) thin film transistors (TFTs) during x-ray irradiation and gate bias voltage (V-G) simultaneously is analyzed. Both n-type and p-type LTPS TFTs show negative shifts of threshold voltage under same dose of x-ray irradiation, regardless of the V-G polarity, while the field effect mobility of n-type LTPS TFT keeps fairly well. The degradation of subthreshold swing is attributed to the interface states, which can be repaired by 300 degrees C annealing. A model is proposed to explain the results for different V-G, and verified by changing the thickness of the gate oxide. More irradiation-induced holes are trapped by the far defects owing to the electric field. This study can be helpful to develop more stable devices or circuits for the application of x-ray image sensors.
引用
收藏
页数:6
相关论文
共 50 条
  • [11] Effect of Charge Trapping/Detrapping on Threshold Voltage Shift of IGZO TFTs under AC Bias Stress
    Kim, Sun-Jae
    Lee, Soo-Yeon
    Lee, Young Wook
    Kuk, Seung-Hee
    Kwon, Jang-Yeon
    Hana, Min-Koo
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2012, 15 (04) : H108 - H110
  • [12] Study of a Negative Threshold Voltage Shift in Positive Bias Temperature Instability and a Positive Threshold Voltage Shift the Negative Bias Temperature Instability of Yttrium-Doped HfO2 Gate Dielectrics
    Sato, Motoyuki
    Kamiyama, Satoshi
    Matsuki, Takeo
    Ishikawa, Dai
    Ono, Tetsuro
    Morooka, Tetsu
    Yugami, Jiro
    Ikeda, Kazuto
    Ohji, Yuzuru
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (04)
  • [13] Modified threshold voltage shift model in a-Si:H TFTs under prolonged gate pulse stress
    Liu, Shou-En
    Kung, Chen-Pang
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) : 734 - 736
  • [14] Investigations on the Negative Shift of the Threshold Voltage of Polycrystalline Silicon Thin-Film Transistors Under Positive Gate Bias Stress
    Liang, Nairi
    Zhang, Dongli
    Wang, Mingxiang
    Wang, Huaisheng
    Yu, Yining
    Qi, Dongyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (02) : 550 - 555
  • [15] Localization of gate bias induced threshold voltage degradation in a-Si:H TFTs
    Shringarpure, Rahul
    Venugopal, Sameer
    Clark, Lawrence T.
    Allee, David R.
    Bawolek, Edward
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (01) : 93 - 95
  • [16] Analysis of Distinct Degradation Behavior in LTPS TFTs under Hot Carrier Condition with Varying Gate Voltage
    Tu, Hong-Yi
    Chang, Ting-Chang
    Tsai, Tsung-Ming
    Sun, Li-Chan
    Kuo, Chen-Wei
    Wu, Chia-Chuan
    Chien, Ya-Ting
    2024 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS, IPFA 2024, 2024,
  • [17] Effects of the Defect Creation on the Bidirectional Shift of Threshold Voltage with Hump Characteristics of InGaZnO TFTs under Bias and Thermal Stress
    Im, Hwarim
    Song, Hyunsoo
    Jeong, Jaewook
    Hong, Yewon
    Hong, Yongtaek
    2014 21ST INTERNATIONAL WORKSHOP ON ACTIVE-MATRIX FLATPANEL DISPLAYS AND DEVICES (AM-FPD), 2014, : 153 - 156
  • [18] Evaluation method of threshold voltage shift of SiC MOSFETs under negative gate bias using n-type SiC MOS capacitors
    Ohashi, Teruyuki
    Iijima, Ryosuke
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (02)
  • [19] Investigation of the threshold voltage drift in enhancement mode GaN MOSFET under negative gate bias stress
    Sang, Fei
    Wang, Maojun
    Zhang, Chuan
    Tao, Ming
    Xie, Bing
    Wen, Cheng P.
    Wang, Jinyan
    Hao, Yilong
    Wu, Wengang
    Shen, Bo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
  • [20] Channel Length-Dependent Charge Detrapping on Threshold Voltage Shift of Amorphous InGaZnO TFTs Under Dynamic Bias Stress
    Park, Suehye
    Cho, Edward Namkyu
    Yun, Ilgu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (05) : 1689 - 1694