Enforcing Executing-Implies-Verified with the Integrity-Aware Processor

被引:0
|
作者
LeMay, Michael [1 ]
Gunter, Carl A. [1 ]
机构
[1] Univ Illinois, Urbana, IL 61801 USA
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Malware often injects and executes new code to infect hypervisors, OSs and applications. Such malware infections can be prevented by checking all code against a whitelist before permitting it to execute. The eXecuting Implies Verified Enforcer (XIVE) is a distributed system in which a kernel on each target system consults a server called the approver to verify code on-demand. We propose a new hardware mechanism to isolate the XIVE kernel from the target host. The Integrity-Aware Processor (IAP) that embodies this mechanism is based on a SPARC soft-core for an FPGA and provides high performance, high compatibility with target systems and flexible invocation options to ensure visibility into the target system. This facilitates the development of a very small trusted computing base.
引用
收藏
页码:202 / 216
页数:15
相关论文
共 11 条
  • [1] Integrity-aware mode of stream cipher
    Furuya, S
    Watanabe, D
    Seto, Y
    Takaragi, K
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (01): : 58 - 65
  • [2] Integrity-aware PCBC encryption schemes
    Gligor, V
    Morris, B
    [J]. SECURITY PROTOCOLS, 2000, 1796 : 169 - 171
  • [3] Integrity-aware PCBC encryption schemes
    Gligor, VD
    Donescu, P
    [J]. SECURITY PROTOCOLS, 2000, 1796 : 153 - 168
  • [4] Integrity-aware bandwidth guarding approach in P2P networks
    Chiang, Wen-Hui
    Chen, Ling-Jyh
    Chou, Cheng-Fu
    [J]. NETWORKING 2007: AD HOC AND SENSOR NETWORKS, WIRELESS NETWORKS, NEXT GENERATION INTERNET, PROCEEDINGS, 2007, 4479 : 1060 - +
  • [5] Signal Integrity-Aware Virtual Prototyping of Field Bus-Based Embedded Systems
    Alassir, Mohamad Dib
    Denoulet, Julien
    Romain, Olivier
    Garda, Patrick
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (12): : 2081 - 2091
  • [6] Resource integrity-aware flexible resource scaling approach over sensor-cloud
    Sadhana, B.
    Tata, Ravi Kumar
    Keerthi Chandrika, P.
    Mekala, M.S.
    Srinivasu, N.
    Varma, G.P.S.
    [J]. International Journal of Powertrains, 2021, 10 (02): : 175 - 187
  • [7] Data integrity aware system for executing dynamic operations on outsourced cloud data
    Roslin Dayana, K.
    Shobha Rani, P.
    [J]. Measurement: Sensors, 2024, 31
  • [8] Modeling Power Consumption at System-Level for Design of Power Integrity-Aware AMS-Circuits
    Pan, Xiao
    Molina, Javier Moreno
    Grimm, Christoph
    [J]. 2015 18TH FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), 2015, : 32 - 39
  • [9] Security Analysis of Processor Instruction Set Architecture for Enforcing Control-Flow Integrity
    Shanbhogue, Vedvyas
    Gupta, Deepak
    Sahita, Ravi
    [J]. PROCEEDINGS OF THE 8TH INTERNATIONAL WORKSHOP ON HARDWARE AND ARCHITECTURAL SUPPORT FOR SECURITY AND PRIVACY, HASP '19, 2019,
  • [10] IA-CTR: Integrity-Aware Conventional Counter Mode for Secure and Efficient Communication in Wireless Sensor Networks
    Hwang, Tzonelih
    Gope, Prosanta
    [J]. WIRELESS PERSONAL COMMUNICATIONS, 2017, 94 (03) : 467 - 479