Off-leakage and drive current characteristics of sub-100-nm SOI MOSFETs and impact of quantum tunnel current

被引:15
|
作者
Nakajima, H [1 ]
Yanagi, S
Komiya, K
Omura, Y
机构
[1] Kansai Univ, High Technol Res Ctr, Osaka 5648680, Japan
[2] Kansai Univ, Fac Engn, Osaka 5648680, Japan
关键词
band-to-band tunneling; double-gate; hydrodynamic transport; leakage current; MOSFET; single-gate; SOI;
D O I
10.1109/TED.2002.803635
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper estimates the off-leakage current (I-off) and drive current (I-on) of various SOI MOSFETs by simulations based on the hydrodynamic-transport model; the band-to-band tunneling (BBT) effect at the drain is taken into consideration. Here, the simulations are done for SOI structures with a thick channel where the distinct quantization of energy is irrelevant to the present results. It is shown that merging hydrodynamic transport with the BBT effect is indispensable if realistic I-off estimates are to be achieved. It is shown that the symmetric double-gate SOI MOSFET does not always offer better drivability than other SOI MOSFETs, and that a single-gate SOI MOSFET with carefully selected parameters exhibits superior performance to double-gate SOI MOSFETs. It is also demonstrated that the quantum tunnel current is not significant, even in 20-nm channel SOT MOSFETs. The results suggest that we can still employ the conventional semi-classical method to estimate the off-leakage current of sub-100-nm channel low-power SOI MOSFETs.
引用
收藏
页码:1775 / 1782
页数:8
相关论文
共 37 条
  • [1] Reconsideration of off-leakage current estimation of sub-100-nm SOI MOSFETS and device selection for applications
    Yanagi, Shin-Ichiro
    Omura, Yasuhisa
    Technology Reports of Kansai University, 2002, 44 : 55 - 60
  • [2] Engineering S/D diffusion for sub-100-nm channel SOI MOSFETs
    Kawamoto, A
    Sato, S
    Omura, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (06) : 907 - 913
  • [3] OFF-state leakage current mechanisms in BulkSi and SOI MOSFETs and their impact on CMOS ULSIs standby current
    Adan, AO
    Higashi, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (09) : 2050 - 2057
  • [4] A device design methodology for sub-100-nm SOC applications using bulk and SOI MOSFETs
    Suryagandh, SS
    Garg, M
    Woo, JCS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (07) : 1122 - 1128
  • [5] Performance limitation of sub-100-nm intrinsic-channel double-gate SOI MOSFETs
    Omura, Y
    Yanagi, SI
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 60 - 61
  • [6] REDUCTION OF HOT-ELECTRON-GENERATED SUBSTRATE CURRENT IN SUB-100-NM CHANNEL LENGTH SI MOSFETS
    SHAHIDI, GG
    ANTONIADIS, DA
    SMITH, HI
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) : 2430 - 2430
  • [7] Sub-100-nm current-perpendicular-to-plane sensor fabrication
    Zheng, YK
    Li, KB
    Qiu, JJ
    Han, GC
    Guo, ZB
    Zong, BY
    An, LH
    Luo, R
    Liu, ZY
    Wu, YH
    IEEE TRANSACTIONS ON MAGNETICS, 2004, 40 (04) : 2248 - 2250
  • [8] Device design for subthreshold slope and threshold voltage control in sub-100-nm fully depleted SOI MOSFETs
    Numata, T
    Takagi, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (12) : 2161 - 2167
  • [9] Impact of quantum mechanical tunneling on off-leakage current in double-gate MOSFET using a quantum drift-diffusion model
    Jaud, MA
    Barraud, S
    Le Carval, G
    NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 17 - 20
  • [10] A new method to calculate leakage current and its applications for sub-45nm MOSFETs
    Lujan, GS
    Magnus, W
    Sorée, B
    Pourghaderi, MA
    Veloso, A
    van Dal, MJH
    Lauwers, A
    Kubicek, S
    De Gendt, S
    Heyns, M
    De Meyer, K
    PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 489 - 492