An Evaluation of Edge TPU Accelerators for Convolutional Neural Networks

被引:19
|
作者
Seshadri, Kiran [1 ]
Akin, Berkin [1 ]
Laudon, James [3 ]
Narayanaswami, Ravi [2 ]
Yazdanbakhsh, Amir [3 ]
机构
[1] Google, Mountain View, CA 94043 USA
[2] Cruise, San Francisco, CA USA
[3] Google Res, Brain Team, Mountain View, CA USA
关键词
D O I
10.1109/IISWC55918.2022.00017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Edge TPUs are a domain of accelerators for low-power, edge devices and are widely used in various Google products such as Coral and Pixel devices. In this paper, we first discuss the major microarchitectural details of Edge TPUs. Then, we extensively evaluate three classes of Edge TPUs, covering different computing ecosystems, across 423K unique convolutional neural networks. Building upon this extensive study, we discuss critical and interpretable microarchitectural insights about the studied classes of Edge TPUs. Mainly, we discuss how Edge TPU accelerators perform across convolutional neural networks with different structures. Finally, we present a learned machine learning model with high accuracy to estimate the major performance metrics of accelerators. These learned models enable significantly faster (in the order of milliseconds) evaluations of accelerators as an alternative to time-consuming cycle-accurate simulators and establish an exciting opportunity for rapid hardware/software co-design.
引用
收藏
页码:79 / 91
页数:13
相关论文
共 50 条
  • [1] A Review of Convolutional Neural Networks Hardware Accelerators for AIoT Edge Computing
    Wu, Fei
    Zhao, Neng
    Liu, Ye
    Chang, Liang
    Zhou, Liang
    Zhou, Jun
    2021 6TH INTERNATIONAL CONFERENCE ON UK-CHINA EMERGING TECHNOLOGIES (UCET 2021), 2021, : 71 - 76
  • [2] A survey of FPGA-based accelerators for convolutional neural networks
    Sparsh Mittal
    Neural Computing and Applications, 2020, 32 : 1109 - 1139
  • [3] Design Space Exploration of FPGA Accelerators for Convolutional Neural Networks
    Rahman, Atul
    Oh, Sangyun
    Lee, Jongeun
    Choi, Kiyoung
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1147 - 1152
  • [4] A survey of FPGA-based accelerators for convolutional neural networks
    Mittal, Sparsh
    NEURAL COMPUTING & APPLICATIONS, 2020, 32 (04): : 1109 - 1139
  • [5] Revisiting Edge Detection in Convolutional Neural Networks
    Minh Le
    Kayal, Subhradeep
    2021 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2021,
  • [6] Exploring Edge TPU for deep feed-forward neural networks
    Hosseininoorbin, Seyedehfaezeh
    Layeghy, Siamak
    Kusy, Brano
    Jurdak, Raja
    Portmann, Marius
    INTERNET OF THINGS, 2023, 22
  • [7] Low power & mobile hardware accelerators for deep convolutional neural networks
    Scanlan, Anthony G.
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 110 - 127
  • [8] Performance Prediction for Convolutional Neural Networks on Edge GPUs
    Bouzidi, Halima
    Ouarnoughi, Hamza
    Niar, Smail
    El Cadi, Abdessamad Ait
    PROCEEDINGS OF THE 18TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2021 (CF 2021), 2021, : 54 - 62
  • [9] A Survey of Convolutional Neural Networks on Edge with Reconfigurable Computing
    Vestias, Mario P.
    ALGORITHMS, 2019, 12 (08)
  • [10] Networks-on-Chip based Deep Neural Networks Accelerators for IoT Edge Devices
    Ascia, Giuseppe
    Catania, Vincenzo
    Monteleone, Salvatore
    Palesi, Maurizio
    Patti, Davide
    Jose, John
    2019 SIXTH INTERNATIONAL CONFERENCE ON INTERNET OF THINGS: SYSTEMS, MANAGEMENT AND SECURITY (IOTSMS), 2019, : 227 - 234