An efficient simulator for multiport interconnects with model order reduction technique

被引：0
|
作者：
Kubota, H [1 ]
Kamo, A
Watanabe, T
Asai, H
机构：
[1] Univ Shizuoka, Fac Engn, Dept Syst Engn, Hamamatsu, Shizuoka 4328561, Japan
[2] Univ Shizuoka, Sch Adm & Informat, Shizuoka 4228562, Japan
来源：
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES | 2002年 / E85A卷 / 06期
关键词：
reduced-order model; PRIMA; PCB simulation; ASSIST; voltage controlled current source model;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
With the progress of integration of circuits and PCBs (Printed Circuit Boards), novel techniques have been required for verification of signal integrity. Noise analysis of the power/ground planes is one of the most important issues. This paper describes a high-speed simulator for PCBs which contain the interconnects with nonlinear terminations. This simulator is based on the environmental tool ASSIST (Assistant System for Simulation Study) constructed for development of the circuit simulators, and is combined with PRIMA (Passive Reduced-Order Interconnect Macromodeling Algorithm). In this simulator, an efficient implementation of PRIMA is considered with using a voltage-controlled current source (VCCS) model. Finally, this simulator is applied to the analysis of power/ground planes of the simple PCBs, and the validity is verified.
引用
收藏
页码：1214 / 1219
页数：6
相关论文
共 50 条
  • [1] Passive model order reduction of multiport distributed interconnects
    Gad, E
    Dounavis, A
    Nakhla, M
    Achar, R
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 526 - 531
  • [2] Passive model reduction of multiport distributed interconnects
    Dounavis, A
    Gad, E
    Achar, R
    Nakhla, MS
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2000, 48 (12) : 2325 - 2334
  • [3] Multiport Model Order Reduction With Multiple Expansion Points
    Kuriyama, Kenta
    Mifune, Takeshi
    Matsuo, Tetsuji
    IEEE TRANSACTIONS ON MAGNETICS, 2021, 57 (06)
  • [4] Analysis of power/ground planes by PCB simulator with model order reduction technique
    Kubota, H
    Kamo, A
    Watanabe, T
    Asai, H
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2001, : 77 - 80
  • [5] Passive model order reduction of multiconductor interconnects
    Pasha, S
    Cangellaris, AC
    Prince, JL
    Celik, M
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1998, : 291 - 294
  • [6] Model Order Reduction of On-Chip Interconnects
    Medhat, Dina
    Hegazi, Emad
    Abdel-Rahman, Mohamed
    2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES 2009), 2009, : 205 - 210
  • [7] A MODEL ORDER REDUCTION TECHNIQUE FOR NONLINEAR 3D INTERCONNECTS USING CONSTRAINT VARIABLES
    Rasekh, Ehsan
    Dounavis, Anestis
    2011 24TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2011, : 861 - 864
  • [8] Sparse and passive reduction of massively coupled large multiport interconnects
    Nakhla, Natalie
    Nakhla, Michel
    Achar, Ram
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 622 - 626
  • [9] Wideband passive multiport model order reduction and realization of RLCM circuits
    Qi, Zhenyu
    Yu, Hao
    Liu, Pu
    Tan, Sheldon X. -D.
    He, Lei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (08) : 1496 - 1509
  • [10] Effective Modeling of Interconnects with Domain Partitioning and Model Order Reduction
    Ciuprina, Gabriela
    Ioan, Daniel
    2021 IEEE 27TH INTERNATIONAL SYMPOSIUM FOR DESIGN AND TECHNOLOGY IN ELECTRONIC PACKAGING (SIITME 2021), 2021, : 93 - 96
12345