Low Complexity Reed-Solomon Decoder Design with Pipelined Recursive Euclidean Algorithm

被引:0
|
作者
Ito, Kazuhito [1 ]
机构
[1] Saitama Univ, Grad Sch Sci & Engn, Saitama 3388570, Japan
关键词
Reed-Solomon code; key equation solver; Euclidean algorithm; pipelined recursive KES; KEY EQUATION SOLVER; OPTICAL COMMUNICATIONS; VLSI DESIGN; ARCHITECTURE; CODES;
D O I
10.1587/transfun.E99.A.2453
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A Reed-Solomon (RS) decoder is designed based on the pipelined recursive Euclidean algorithm in the key equation solution. While the Euclidean algorithm uses less Galois multipliers than the modified Euclidean (ME) and reformulated inversionless Berlekamp-Massey (RiBM) algorithms, division between two elements in Galois field is required. By implementing the division with a multi-cycle Galois inverter and a serial Galois multiplier, the proposed key equation solver architecture achieves lower complexity than the conventional ME and RiBM based architectures. The proposed RS (255,239) decoder reduces the hardware complexity by 25.9% with 6.5% increase in decoding latency.
引用
收藏
页码:2453 / 2462
页数:10
相关论文
共 50 条
  • [1] Pipelined recursive modified Euclidean algorithm block for low-complexity, high-speed Reed-Solomon decoder
    Lee, H
    Azam, A
    [J]. ELECTRONICS LETTERS, 2003, 39 (19) : 1371 - 1372
  • [2] A low-complexity Reed-Solomon decoder for GPON
    Xie, Jun
    Tu, Xiaodong
    Yuan, Songxin
    Hu, Gang
    [J]. 2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2488 - 2492
  • [3] A Low Complexity VLSI Architecture for Reed-Solomon Decoder
    Khalesi, Hasan
    Nabavi, A.
    Bornoosh, B.
    [J]. ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2007, : 1551 - 1554
  • [4] A Low-Complexity Reed-Solomon Decoder for PON
    Xie, Jun
    Tu, Xiaodong
    [J]. 2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2, 2008, : 673 - 675
  • [5] NOVEL PIPELINED INTERPOLATOR FOR REED-SOLOMON DECODER BASED ON LOW-COMPLEXITY CHASE DECODING
    Wang, Hao
    Zhang, Wei
    Liu, Yanyan
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (10)
  • [6] VLSI design of Reed-Solomon decoder based on new architecture of modified Euclidean algorithm
    Zeng, XY
    Gu, ZY
    Chen, C
    Zhang, QL
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 836 - 839
  • [7] High-Speed Low-Complexity Reed-Solomon Decoder using Pipelined Berlekamp-Massey Algorithm
    Park, Jeong-In
    Lee, Kihoon
    Choi, Chang-Seok
    Lee, Hanho
    [J]. 2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 452 - 455
  • [8] An area-efficient Euclidean algorithm block for Reed-Solomon decoder
    Lee, H
    [J]. ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 209 - 210
  • [9] Novel pipelined interpolator for low-complexity Chase soft-decision Reed-Solomon decoder
    Wang, Hao
    Zhang, Wei
    Liu, Yanyan
    [J]. 2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [10] A pipelined Reed-Solomon decoder based on a modified step-by-step algorithm
    Xing-ru PENG
    Wei ZHANG
    Yan-yan LIU
    [J]. Frontiers of Information Technology & Electronic Engineering, 2016, 17 (09) : 954 - 961