A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding

被引:2
|
作者
Lapotre, Vianney [1 ]
Murugappa, Purushotham [2 ]
Gogniat, Guy [1 ]
Baghdadi, Amer [2 ]
Huebner, Michael [3 ]
Diguet, Jean-Philippe [1 ]
机构
[1] Univ Bretagne Sud, Lab Sci & Informat Technol Commun & Knowledge, F-56100 Lorient, France
[2] Telecom Bretagne, Lab Sci & Informat Technol Commun & Knowledge, F-9200 Plouzane, France
[3] Ruhr Univ Bochum, D-44801 Bochum, Germany
关键词
Application specific instruction-set processor (ASIP); dynamic configuration; turbo codes (TCs); wireless communication; DESIGN;
D O I
10.1109/TVLSI.2015.2396941
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The multiplication of wireless communication standards is introducing the need of flexible and reconfigurable multistandard baseband receivers. In this context, multiprocessor turbo decoders have been recently developed in order to support the increasing flexibility and throughput requirements of emerging applications. However, these solutions do not sufficiently address reconfiguration performance issues, which can be a limiting factor in the future. This brief presents the design of a reconfigurable multiprocessor architecture for turbo decoding achieving very fast reconfiguration without compromising the decoding performances.
引用
收藏
页码:383 / 387
页数:5
相关论文
共 22 条
  • [21] Dynamically reconfigurable dataflow architecture for high-performance digital signal processing on multi-FPGA platforms
    Voigt, Sven-Ole
    Teufel, Thomas
    [J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 633 - 637
  • [22] Novel Application of Crystalline Indium-Gallium-Zinc-Oxide Technology to LSI: Dynamically Reconfigurable Programmable Logic Device Based on Multi-Context Architecture
    Okamoto, Yuki
    Nakagawa, Takashi
    Aoki, Takeshi
    Ikeda, Masataka
    Kozuma, Munehiro
    Osada, Takeshi
    Kurokawa, Yoshiyuki
    Ikeda, Takayuki
    Yamade, Naoto
    Okazaki, Yutaka
    Miyairi, Hidekazu
    Koyama, Jun
    Yamazaki, Shunpei
    [J]. 2013 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT 4), 2013, 54 (01): : 141 - 149