A MASH 1-1-1 ΔΣ time-to-digital converter based on two-stage time quantization

被引：0

作者：

Wang, Zixuan ^{[1
]}

Wu, Jianhui ^{[1
]}

Chen, Qing ^{[1
]}

Ji, Xincun ^{[1
]}

机构：

[1] Southeast Univ, Natl ASIC Syst Engn Res Ctr, Nanjing 210096, Jiangsu, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2013年 / 10卷 / 24期

关键词：

time-to-digital converter; MASH sigma-delta modulator; noise shaping; high resolution;

D O I：

10.1587/elex.10.20130729

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A MASH 1-1-1 Delta Sigma time-to-digital converter (TDC), based on two-stage time quantization, was designed with a 0.13 mu m CMOS process and a 1.2V supply. A classical delay line and a Vernier delay line were used for coarse and fine quantization, respectively. Third-order noise-shaping was achieved using the proposed MASH 1-1-1 Delta Sigma modulator. Simulation results showed that a resolution of up to 5.5 ps and a measurement range of 38.4 ns could be achieved. The proposed TDC consumes 4.9mW and occupies 0.28 mm(2).

引用

页数：7

共 50 条

[1] An ADPLL with a MASH 1-1-1 ΔΣ Time-Digital Converter
Wang, Zixuan
Huang, Cheng
Wu, Jianhui
2014 17TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2014, : 266 - 270
[2] 1-1 MASH ΔΣ Time-to-Digital Converter with Differential Cascode Time Integrator
Park, Young Jun
Yuan, Fei
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1005 - 1008
[3] Embedded PLL Phase Noise Measurement Based on a PFD/CP MASH 1-1-1 ΔΣ Time-to-Digital Converter in 7nm CMOS
Chou, Mao-Hsuan
Chang, Ya-Tin
Tsai, Tsung-Hsien
Lu, Tsung-Che
Liao, Chia-Chun
Kuo, Hung-Yi
Sheen, Ruey-Bin
Chang, Chih-Hsien
Hsieh, Kenny C-H
Loke, Alvin L. S.
Chen, Mark
2020 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2020,
[4] A two-stage time-to-digital converter based on cyclic pulse shrinking
Szplet, Ryszard
Klepacki, Kamil
2009 JOINT MEETING OF THE EUROPEAN FREQUENCY AND TIME FORUM AND THE IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM, VOLS 1 AND 2, 2009, : 1133 - 1136
[5] 1-1-1 MASH ΔΣ Time-to-Digital Converters With 6 ps Resolution and Third-Order Noise-Shaping
Cao, Ying
De Cock, Wouter
Steyaert, Michiel
Leroux, Paul
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (09) : 2093 - 2106
[6] An FPGA-Integrated Time-to-Digital Converter Based on Two-Stage Pulse Shrinking
Szplet, Ryszard
Klepacki, Kamil
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2010, 59 (06) : 1663 - 1670
[7] Two-Stage Vernier-Based Time-to-Digital Converter with Enhanced Resolution and Digital Error Correction
Fathi, Mostafa
Sheikhaei, Samad
IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY-TRANSACTIONS OF ELECTRICAL ENGINEERING, 2024, 48 (02) : 553 - 564
[8] All-digital 1-1 MASH delta-sigma time-to-digital converter via time-mode signal processing
Young Jun Park
Fei Yuan
Analog Integrated Circuits and Signal Processing, 2020, 102 : 427 - 443
[9] All-digital 1-1 MASH delta-sigma time-to-digital converter via time-mode signal processing
Park, Young Jun
Yuan, Fei
Yuan, Fei (fyuan@ryerson.ca), 1600, Springer (102): : 427 - 443
[10] All-digital 1-1 MASH delta-sigma time-to-digital converter via time-mode signal processing
Park, Young Jun
Yuan, Fei
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (02) : 427 - 443

← 1 2 3 4 5 →