A coarse-grained reconfigurable architecture supporting flexible execution

被引：0

作者：

Hironaka, T ^{[1
]}

Fukuda, T ^{[1
]}

Goto, Y ^{[1
]}

Tanigawa, K ^{[1
]}

Kawasaki, T ^{[1
]}

Kojima, A ^{[1
]}

机构：

[1] Hiroshima City Univ, Hiroshima, Japan

来源：

SEVENTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND GRID IN ASIA PACIFIC REGION, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/HPCASIA.2004.1324073

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In our research, we have proposed a reconfigurable architecture 'PARS'for general purpose. For developing a software assets required as a general purpose processor the PARS architecture introduces an I-PARS execution model as an ideal execution model for coarse-grained reconfigurable processors. The I-PARS execution model is based on an execution model of an extremely wide VLIW processor With the use of the I-PARS execution model we are not only able to generate the configuration data for step by step execution mode as for the conventional processors, but also possible to generate configuration data for streaming execution mode, which works fine on reconfigurable processors. Further as a processor supporting the above model efficiently, we designed a prototype PARS processor UNITE. In this paper we present the design of the UNITE processor, and show how we support the two execution modes on it. Also we introduce the compiler we are developing for the UNITE processor.

引用

页码：448 / 449

页数：2

共 50 条

[31] Architecture exploration and tools for pipelined coarse-grained reconfigurable arrays
Stock, Florian
Koch, Andreas
[J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 53 - 58
[32] Design and implementation of a coarse-grained dynamically reconfigurable hardware architecture
Becker, J
Pionteck, T
Habermann, C
Glesner, M
[J]. IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 41 - 46
[33] Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture
Kim, Yoonjin
Mahapatra, Rabi N.
Park, Ilhyun
Choi, Kiyoung
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (05) : 593 - 603
[34] Accurate constraints aware mapping on Coarse-Grained Reconfigurable Architecture
Zhang, Peng
Luo, Huiqiang
Man, K. L.
[J]. 2011 NINTH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS WORKSHOPS (ISPAW), 2011, : 39 - 44
[35] MapReduce inspired loop mapping for coarse-grained reconfigurable architecture
ShouYi Yin
ShengJia Shao
LeiBo Liu
ShaoJun Wei
[J]. Science China Information Sciences, 2014, 57 : 1 - 14
[36] Temporal Partitioning Algorithm for a Coarse-grained Reconfigurable Computing Architecture
Yin, Chongyong
Yin, Shouyi
Liu, Leibo
Wei, Shaojun
[J]. PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 655 - 658
[37] Decoupling the Multi-rate Dataflow Execution in Coarse-Grained Reconfigurable Array
Hong, Tu
Guan, Ning
Yin, Chen
Wang, Qin
Jiang, Jianfei
Jin, Jing
He, Guanghui
Jing, Naifeng
[J]. 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[38] Efficient and flexible memory architecture to alleviate data and context bandwidth bottlenecks of coarse-grained reconfigurable arrays
Yang Chen
Liu LeiBo
Yin ShouYi
Wei ShaoJun
[J]. SCIENCE CHINA-PHYSICS MECHANICS & ASTRONOMY, 2014, 57 (12) : 2214 - 2227
[39] Efficient and flexible memory architecture to alleviate data and context bandwidth bottlenecks of coarse-grained reconfigurable arrays
YANG Chen
LIU Lei Bo
YIN Shou Yi
WEI Shao Jun
[J]. Science China(Physics,Mechanics & Astronomy), 2014, Mechanics & Astronomy)2014 (12) : 2214 - 2227
[40] Efficient and flexible memory architecture to alleviate data and context bandwidth bottlenecks of coarse-grained reconfigurable arrays
Chen Yang
LeiBo Liu
ShouYi Yin
ShaoJun Wei
[J]. Science China Physics, Mechanics & Astronomy, 2014, 57 : 2214 - 2227

← 1 2 3 4 5 →