Illumination-Assisted Negative Bias Temperature Instability Degradation in Low Temperature Polycrystalline Silicon Thin-Film Transistors

被引:1
|
作者
Lin, Chia-Sheng [1 ]
Chen, Ying-Chung [1 ]
Chang, Ting-Chang [2 ,3 ,4 ]
Hsu, Wei-Che [2 ]
Chen, Shih-Ching [2 ]
Li, Hung-Wei [5 ,6 ]
Tu, Kuan-Jen [2 ]
Jian, Fu-Yen [3 ]
Chen, Te-Chih [2 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 80424, Taiwan
[2] Natl Sun Yat Sen Univ, Dept Phys, Kaohsiung 80424, Taiwan
[3] Natl Sun Yat Sen Univ, Inst Electroopt Engn, Kaohsiung 80424, Taiwan
[4] Natl Sun Yat Sen Univ, Ctr Nanosci & Nanotechnol, Kaohsiung 80424, Taiwan
[5] Natl Chiao Tung Univ, Dept Photon, Hsinchu, Taiwan
[6] Natl Chiao Tung Univ, Inst Electroopt Engn, Hsinchu, Taiwan
关键词
elemental semiconductors; grain boundaries; insulated gate field effect transistors; interface states; semiconductor device reliability; silicon; thin film transistors;
D O I
10.1149/1.3115400
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
In this work, the negative bias temperature instability (NBTI) in low temperature polycrystalline silicon thin-film transistors in a darkened and in an illuminated environment was investigated. Experimental results reveal that the generation of interface state density (N-it) showed no change between the different NBTI stresses. Nevertheless, the degradation of the grain boundary trap (N-trap) under illumination was more significant than that in the darkened environment. This phenomenon is mainly caused by the extra number of holes generated during the illuminated NBTI stress.
引用
收藏
页码:H229 / H232
页数:4
相关论文
共 50 条
  • [1] Negative bias temperature instability in low-temperature polycrystalline silicon thin-film transistors
    Chen, Chih-Yang
    Lee, Jain-Wem
    Wang, Shen-De
    Shieh, Ming-Shan
    Lee, Po-Hao
    Chen, Wei-g Chen
    Lin, Hsiao-Yi
    Yeh, Kuan-Lin
    Lei, Tan-Fu
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (12) : 2993 - 3000
  • [2] Degradation of Low Temperature Polycrystalline Silicon Thin Film Transistors under Negative Bias Temperature Instability Stress with Illumination Effect
    Lin, Chia-Sheng
    Chen, Ying-Chung
    Chang, Ting-Chang
    Li, Hung-Wei
    Hsu, Wei-Che
    Chen, Shih-Ching
    Tai, Ya-Hsiang
    Jian, Fu-Yen
    Chen, Te-Chih
    Tu, Kuan-Jen
    Wu, Hsing-Hua
    Chen, Yi-Chan
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2010, 157 (02) : J29 - J33
  • [3] Dynamic negative bias temperature instability (NBTI) of low-temperature polycrystalline silicon (LTPS) thin-film transistors
    Liao, J. C.
    Fang, Y. K.
    Kao, C. H.
    Cheng, C. Y.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2008, 29 (05) : 477 - 479
  • [4] MECHANISM OF NEGATIVE-BIAS TEMPERATURE INSTABILITY IN POLYCRYSTALLINE-SILICON THIN-FILM TRANSISTORS
    MAEDA, S
    MAEGAWA, S
    IPPOSHI, T
    NISHIMURA, H
    ICHIKI, T
    MITSUHASHI, J
    ASHIDA, M
    MURAGISHI, T
    INOUE, Y
    NISHIMURA, T
    [J]. JOURNAL OF APPLIED PHYSICS, 1994, 76 (12) : 8160 - 8166
  • [5] Analysis of negative bias temperature instability in body-tied low-temperature polycrystalline silicon thin-film transistors
    Chen, Chih-Yang
    Ma, Ming-Wen
    Chen, Wei-Cheng
    Lin, Hsiao-Yi
    Yeh, Kuan-Lin
    Wang, Shen-De
    Lei, Tan-Fu
    [J]. IEEE ELECTRON DEVICE LETTERS, 2008, 29 (02) : 165 - 167
  • [6] Plasma damage-enhanced negative bias temperature instability in low-temperature polycrystalline silicon thin-film transistors
    Chen, Chih-Yang
    Lee, Jam-Wem
    Chen, Wei-g Chen
    Lin, Hsiao-Yi
    Yeh, Kuan-Lin
    Lee, Po-Hao
    Wang, Shen-De
    Lei, Tan-Fu
    [J]. IEEE ELECTRON DEVICE LETTERS, 2006, 27 (11) : 893 - 895
  • [7] Comprehensive Study of Bias Temperature Instability on Polycrystalline Silicon Thin-Film Transistors
    Huang, C. -F.
    Chen, Y. -T.
    Sun, H. -C.
    Liu, C. W.
    Hsu, Y. -C.
    Shih, C. -C.
    Lin, K. -C.
    Chen, J. -S.
    [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 624 - +
  • [8] Analysis of Negative Bias Temperature Instability Degradation in p-Type Low-Temperature Polycrystalline Silicon Thin-Film Transistors of Different Grain Sizes
    Tu, Hong-Yi
    Tsao, Yu-Ching
    Tai, Mao-Chou
    Chang, Ting-Chang
    Tsai, Yu-Lin
    Huang, Shin-Ping
    Zheng, Yu-Zhe
    Wang, Yu-Xuan
    Chen, Hong-Chih
    Tsai, Tsung-Ming
    Wu, Chia-Chuan
    [J]. IEEE ELECTRON DEVICE LETTERS, 2019, 40 (11) : 1768 - 1771
  • [9] Bias temperature instabilities for low-temperature polycrystalline silicon complementary thin-film transistors
    Chen, Chih-Yang
    Lee, Jam-Wem
    Ma, Ming-Wen
    Chen, Wei-Cheng
    Lin, Hsiao-Yi
    Yeh, Kuan-Lin
    Wang, Shen-De
    Lei, Tan-Fu
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2007, 154 (08) : H704 - H707
  • [10] Dynamic Degradation Mechanisms of Low Temperature Polycrystalline Silicon Thin-Film Transistors
    Wang, Mingxiang
    Wang, Huaisheng
    Zhang, Meng
    Lu, Xiaowei
    [J]. 2012 19TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2012,