A majority-logic nanodevice using a balanced pair of single-electron boxes

被引:28
|
作者
Oya, T [1 ]
Asai, T
Fukui, T
Amemiya, Y
机构
[1] Hokkaido Univ, Dept Elect Engn, Sapporo, Hokkaido 0608628, Japan
[2] Hokkaido Univ, Res Ctr Integrated Quantum Elect, Sapporo, Hokkaido 0608628, Japan
关键词
majority logic; nanodevice; single electron; circuit; adder; vapor phase epitaxy;
D O I
10.1166/jnn.2002.108
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
This paper describes a majority-logic gate device that will be useful in developing single-electron integrated circuits. The gate device consists of two identical single-electron boxes combined to form a balanced pair. It accepts three inputs and produces a majority-logic output by using imbalances caused by the input signals; it produces a 1 output if two or three inputs are 1, and a 0 output if two or three inputs are 0. We combine these gate devices into two subsystems, a shift register and an adder, and demonstrate their operation by computer simulation. We also propose a method of fabricating the unit element of the gate device, a minute dot with four coupling arms. We demonstrate by experiments that it is possible to arrange these unit elements on a GaAs substrate, in a selforganizing manner, by means of a process technology that is based on selective-area metalorganic vapor-phase epitaxy.
引用
收藏
页码:333 / 342
页数:10
相关论文
共 50 条
  • [31] Multiple-valued Logic Gates using Asymmetric Single-electron Transistors
    Zhang, Wan-cheng
    Wu, Nan-jian
    Hashizume, Tamotsu
    Kasai, Seiya
    ISMVL: 2009 39TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2009, : 337 - +
  • [32] Logic Operations of Chemically Assembled Single-Electron Transistor
    Maeda, Kosuke
    Okabayashi, Norio
    Kano, Shinya
    Takeshita, Shuhei
    Tanaka, Daisuke
    Sakamoto, Masanori
    Teranishi, Toshiharu
    Majima, Yutaka
    ACS NANO, 2012, 6 (03) : 2798 - 2803
  • [33] Single-electron directional-coupler logic devices
    Nakazato, K
    1996 54TH ANNUAL DEVICE RESEARCH CONFERENCE DIGEST, 1996, : 180 - 181
  • [34] Silicon single-electron transistors and their applications to logic circuits
    Takahashi, Y
    Ono, Y
    Fujiwara, A
    Inokawa, H
    SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 968 - 978
  • [35] Estimation of cotunneling in single-electron logic and its suppression
    Amakawa, S
    Fukui, H
    Fujishima, M
    Hoh, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1996, 35 (2B): : 1146 - 1150
  • [36] Single-electron computing: Quantum dot logic gates
    Molotkov, SN
    Nazin, SS
    ZHURNAL EKSPERIMENTALNOI I TEORETICHESKOI FIZIKI, 1996, 110 (04): : 1439 - 1452
  • [37] Estimation of cotunneling in single-electron logic and its suppression
    Amakawa, Shuhei
    Fukui, Hironobu
    Fujishima, Minoru
    Hoh, Koichiro
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1996, 35 (2 B): : 1146 - 1150
  • [38] A statistical reliability model for single-electron threshold logic
    Chen, Chunhong
    Mao, Yanjie
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1547 - 1553
  • [39] Programmable Logic Arrays in Single-Electron Transistor Technology
    Gerousis, Costa
    Grepiotis, Arthur
    ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 81 - 84
  • [40] Double-island single-electron devices - A useful unit device for single-electron logic LSI's
    Fujiwara, A
    Takahashi, Y
    Yamazaki, K
    Namatsu, H
    Nagase, M
    Kurihara, K
    Murase, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (05) : 954 - 959