Single crystal nanowire vertical surround-gate field-effect transistor

被引:592
|
作者
Ng, HT [1 ]
Han, J [1 ]
Yamada, T [1 ]
Nguyen, P [1 ]
Chen, YP [1 ]
Meyyappan, M [1 ]
机构
[1] NASA, Ames Res Ctr, Ctr Nanotechnol, Moffett Field, CA 94035 USA
关键词
D O I
10.1021/nl049461z
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Harnessing the potential of single crystal inorganic nanowires for practical advanced nanoscale applications requires not only reproducible synthesis of highly regular one-dimensional (1D) nanowire arrays directly on device platforms but also elegant device integration which retains structural integrity of the nanowires while significantly reducing or eliminating complex critical processing steps. Here we demonstrate a unique, direct, and bottom-up integration of a semiconductor 1D nanowire, using zinc oxide (ZnO) as an example, to obtain a vertical surround-gate field-effect transistor (VSG-FET). The vertical device structure and bottom-up integration reduce process complexity, compared to conventional top-down approaches. More significantly, scaling of the vertical channel length is lithographically independent and decoupled from the device packing density. A bottom electrical contact to the nanowire is uniquely provided by a heavily doped underlying lattice-match substrate. Based on the nanowire-integrated platform, both n- and p-channel VSG-FETs are fabricated. The vertical device architecture has the potential for use in tera-level ultrahigh-density nanoscale memory and logic devices.
引用
收藏
页码:1247 / 1252
页数:6
相关论文
共 50 条
  • [1] Realization of a silicon nanowire vertical surround-gate field-effect transistor
    Schmidt, V
    Riel, H
    Senz, S
    Karg, S
    Riess, W
    Gösele, U
    [J]. SMALL, 2006, 2 (01) : 85 - 88
  • [2] Field effect control of translocation dynamics in surround-gate nanopores
    Makusu Tsutsui
    Sou Ryuzaki
    Kazumichi Yokota
    Yuhui He
    Takashi Washio
    Kaoru Tamada
    Tomoji Kawai
    [J]. Communications Materials, 2
  • [3] Field effect control of translocation dynamics in surround-gate nanopores
    Tsutsui, Makusu
    Ryuzaki, Sou
    Yokota, Kazumichi
    He, Yuhui
    Washio, Takashi
    Tamada, Kaoru
    Kawai, Tomoji
    [J]. COMMUNICATIONS MATERIALS, 2021, 2 (01)
  • [4] Gate-Tunable Surface Processes on a Single-Nanowire Field-Effect Transistor
    Mubeen, Syed
    Moskovits, Martin
    [J]. ADVANCED MATERIALS, 2011, 23 (20) : 2306 - +
  • [5] Nanowire field-effect transistor
    Wernersson, Lars-Erik
    Lind, Erik
    Samuelson, Lars
    Lowgren, Truls
    Ohlsson, Jonas
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (4B): : 2629 - 2631
  • [6] Sandwich double gate vertical tunneling field-effect transistor
    Wang, Ying
    Zhang, Wen-hao
    Yu, Cheng-hao
    Cao, Fei
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2016, 93 : 138 - 143
  • [7] Field-effect transistor on pentacene single crystal
    Butko, VY
    Chi, X
    Lang, DV
    Ramirez, AP
    [J]. APPLIED PHYSICS LETTERS, 2003, 83 (23) : 4773 - 4775
  • [8] Direct integration of metal oxide nanowire in vertical field-effect transistor
    Nguyen, P
    Ng, HT
    Yamada, T
    Smith, MK
    Li, J
    Han, J
    Meyyappan, M
    [J]. NANO LETTERS, 2004, 4 (04) : 651 - 657
  • [9] INSULATED-GATE FIELD-EFFECT TRANSISTOR USING SINGLE CRYSTAL CADMIUM SULFIDE
    CONRAGAN, J
    MULLER, RS
    [J]. SOLID-STATE ELECTRONICS, 1966, 9 (02) : 182 - &
  • [10] Vertical enhancement-mode InAs nanowire field-effect transistor with 50-nm wrap gate
    Thelander, Claes
    Froberg, Linus E.
    Rehnstedt, Carl
    Samuelson, Lars
    Wemersson, Lars-Erik
    [J]. IEEE ELECTRON DEVICE LETTERS, 2008, 29 (03) : 206 - 208