Self-timed cellular automata and their computational ability

被引:25
|
作者
Peper, F
Isokawa, T
Kouda, N
Matsui, N
机构
[1] Kansai Adv Res Ctr, Commun Res Lab, Nishi Ku, Kobe, Hyogo 6512492, Japan
[2] Himeji Inst Technol, Dept Comp Engn, Himeji, Hyogo 67122, Japan
关键词
asynchronous cellular automata; self-timing; chain reactions; universal computation;
D O I
10.1016/S0167-739X(02)00069-9
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper describes a novel type of Asynchronous Cellular Automata, in which transitions of cells only take place when triggered by transitions of their neighboring cells. Called Self-Timed Cellular Automaton (STCA), the model offers control over its cells' operations to the same degree as in Synchronous Cellular Automata, while at the same time offers the flexibility of its purely asynchronous counterparts, We implement some simple functionalities on STCA, like wires, crossings of wires, and NAND-gates, and show that a Synchronous Cellular Automaton with N states can be simulated by an STCA with O(NrootN) states in linear time, This establishes the computational universality of STCA, since Synchronous Cellular Automata can, if properly designed, embed universal Turing Machines. The STCA model offers promise for the realization of Cellular Automaton-based computers with logic devices and wires on the molecular scale, a technology that is expected to take off in 10-15 years. In this context, self-timing is especially useful for its compatibility with the asynchronous behavior of molecules, and for avoiding delay problems associated with a central clock. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:893 / 904
页数:12
相关论文
共 50 条
  • [31] DESIGN OF SELF-TIMED MULTIPLIERS - A COMPARISON
    SPARSO, J
    NIELSEN, CD
    NIELSEN, LS
    STAUNSTRUP, J
    [J]. ASYNCHRONOUS DESIGN METHODOLOGIES, 1993, 28 : 165 - 179
  • [32] Optimising Self-timed FPGA circuits
    Ferguson, Phillip David
    Efthymiou, Aristides
    Arslan, Tughrul
    Hume, Danny
    [J]. 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 563 - 570
  • [33] NATIONAL ELABORATES ON SELF-TIMED SRAMS
    WILSON, R
    [J]. COMPUTER DESIGN, 1990, 29 (09): : 128 - 128
  • [34] SPECIFICATION AND ANALYSIS OF SELF-TIMED CIRCUITS
    KISHINEVSKY, MA
    KONDRATYEV, AY
    TAUBIN, AR
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 117 - 135
  • [35] SELF - A SELF-TIMED SYSTEMS-DESIGN TECHNIQUE
    LAU, CH
    [J]. ELECTRONICS LETTERS, 1987, 23 (06) : 269 - 270
  • [36] Noise in self-timed and synchronous implementations of a DSP
    Lien, WA
    Day, P
    Farnsworth, C
    Glibbery, R
    Jackson, DL
    Liu, J
    Paver, NC
    Chappel, J
    Kozma, K
    [J]. 1998 IEEE RADIO AND WIRELESS CONFERENCE PROCEEDINGS - RAWCON 98, 1998, : 75 - 78
  • [37] A negative-overhead, self-timed pipeline
    Winters, BD
    Greenstreet, MR
    [J]. ASYNC: EIGHTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2002, : 37 - 46
  • [38] Self-timed adder performance and area modeling
    Kaliski, R
    Clarkson, A
    Liddicoat, AA
    [J]. ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS XIV, 2004, 5559 : 21 - 30
  • [39] A Study on Self-Timed Asynchronous Subthreshold Logic
    Lotze, Niklas
    Ortmanns, Maurits
    Manoli, Yiannos
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 533 - 540
  • [40] A self-timed ICT chip for image coding
    Pang, TCJ
    Choy, CSO
    Chan, CF
    Cham, WK
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1999, 9 (06) : 856 - 860