共 50 条
- [31] DESIGN OF SELF-TIMED MULTIPLIERS - A COMPARISON [J]. ASYNCHRONOUS DESIGN METHODOLOGIES, 1993, 28 : 165 - 179
- [32] Optimising Self-timed FPGA circuits [J]. 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 563 - 570
- [34] SPECIFICATION AND ANALYSIS OF SELF-TIMED CIRCUITS [J]. JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 117 - 135
- [35] SELF - A SELF-TIMED SYSTEMS-DESIGN TECHNIQUE [J]. ELECTRONICS LETTERS, 1987, 23 (06) : 269 - 270
- [36] Noise in self-timed and synchronous implementations of a DSP [J]. 1998 IEEE RADIO AND WIRELESS CONFERENCE PROCEEDINGS - RAWCON 98, 1998, : 75 - 78
- [37] A negative-overhead, self-timed pipeline [J]. ASYNC: EIGHTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2002, : 37 - 46
- [38] Self-timed adder performance and area modeling [J]. ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS XIV, 2004, 5559 : 21 - 30
- [39] A Study on Self-Timed Asynchronous Subthreshold Logic [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 533 - 540