A Portable Image Processing Accelerator using FPGA

被引：0
|
作者：
Tsiktsiris, Dimitris [1 ]
Ziouzios, Dimitris [1 ]
Dasygenis, Minas [1 ]
机构：
[1] Univ Western Macedonia, Dept Informat & Telecommun Engn, Kozani 50100, Greece
来源：
2018 7TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST) | 2018年
关键词：
Acceleration; Image processing; Field programmable gate arrays; Programmable logic arrays; Application software;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
One of the most common uses of FPGAs is as implementation platforms for graphics processing applications. Their structure can exploit spatial and temporal parallelism, but such parallelisation depends on the processing model and hardware constraints of the system. Those restrictions can force the designer to reformulate the algorithm. In this paper we present an FPGA design as a portable USB accelerator device which implements the Grayscale and Sobel Edge Detection algorithms, two of the most fundamental algorithms in digital image processing.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] SOC for image processing using SIFT accelerator
    Murthy, Akshatha, V
    Rajeshwari, B.
    Bajarangbali, B.
    2019 IEEE 16TH INDIA COUNCIL INTERNATIONAL CONFERENCE (IEEE INDICON 2019), 2019,
  • [2] A Co-Design Method for Parallel Image Processing Accelerator based on DSP and FPGA
    Wang, Ze
    Weng, Kaijian
    Cheng, Zhao
    Yan, Luxin
    Guan, Jing
    MIPPR 2011: PARALLEL PROCESSING OF IMAGES AND OPTIMIZATION AND MEDICAL IMAGING PROCESSING, 2011, 8005
  • [3] Autonomous Vehicle Development using FPGA for Image Processing
    Simmonds, Hamish
    Carlisle, Nicholas
    Li, Xue
    Mu, Fanglin
    Bailey, Donald
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 449 - 452
  • [4] A NOVEL METHOD OF RECONFIGURABLE IMAGE PROCESSING USING FPGA
    Krishna, B. Hari
    Kumar, C. H. Ashok
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 3784 - 3789
  • [5] Hardware Accelerator Implementation on FPGA for Video Processing
    Wong, Kenneth Part Kong
    Yap, VooiVoon
    Teh, Peh Chiong
    2013 IEEE CONFERENCE ON OPEN SYSTEMS (ICOS), 2013, : 47 - 51
  • [6] FPGA accelerator for medical image compression system
    Mohamed Junaid, K. A.
    Ravindrann, G.
    3RD KUALA LUMPUR INTERNATIONAL CONFERENCE ON BIOMEDICAL ENGINEERING 2006, 2007, 15 : 396 - +
  • [7] Image Recognition Accelerator Design Using In-Memory Processing
    Kim, Yeseong
    Imani, Mohsen
    Rosing, Tajana Simunic
    IEEE MICRO, 2019, 39 (01) : 17 - 23
  • [8] A Comprehensive Survey on Implementation of Image Processing Algorithms using FPGA
    Prabhu, Madhava S.
    Verma, Seema
    2020 5TH IEEE INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (IEEE - ICRAIE-2020), 2020,
  • [9] High speed Vedic Multiplier for Image processing using FPGA
    Jayakumar, S.
    Sumathi, S.
    PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
  • [10] Using FPGA Circuits for Implementing and Evaluating Image Processing Algorithms
    Guzman, Enrique
    Garcia, Ivan
    Manzano, Manuel
    ADVANCED RESEARCH ON COMPUTER SCIENCE AND INFORMATION ENGINEERING, PT I, 2011, 152 : 482 - 487
12345