An FPGA-based architecture for real time image feature extraction

被引:15
|
作者
Bariamis, DG [1 ]
Iakovidis, DK [1 ]
Maroulis, DE [1 ]
Karkanis, SA [1 ]
机构
[1] Univ Athens, Dept Informat & Telecommun, Athens 15784, Greece
关键词
D O I
10.1109/ICPR.2004.1334338
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
We propose a novel FPGA-based architecture for the extraction of four texture features using Gray Level Cooccurrence Matrix (GLCM) analysis. These features are angular second moment, correlation, inverse difference moment, and entropy. The proposed architecture consists of a hardware and a software module. The hardware module is implemented on Xilinx Virtex-E V2000 FPGA using VHDL. It calculates many GLCMs and GLCM integer features in parallel. The software retrieves the feature vectors calculated in hardware and performs complementary computations. The architecture was evaluated using standard grayscale images and video clips. The results show that it can be efficiently used in realtime pattern recognition applications.
引用
收藏
页码:801 / 804
页数:4
相关论文
共 50 条
  • [1] A FPGA-based Architecture for Real-Time Image Matching
    Wang, Jianhui
    Zhong, Sheng
    Xu, Wenhui
    Zhang, Weijun
    Cao, Zhiguo
    [J]. MIPPR 2013: PARALLEL PROCESSING OF IMAGES AND OPTIMIZATION AND MEDICAL IMAGING PROCESSING, 2013, 8920
  • [2] FPGA-based ORB Feature Extraction for Real-Time Visual SLAM
    Fang, Weikang
    Zhang, Yanjun
    Yu, Bo
    Liu, Shaoshan
    [J]. 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), 2017, : 275 - 278
  • [3] Fully pipelined FPGA-based architecture for real-time SIFT extraction
    Vourvoulakis, John
    Kalomiros, John
    Lygouras, John
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 40 : 53 - 73
  • [4] A DSP/FPGA-based parallel architecture for real-time image processing
    Yan, Luxin
    Zhang, Tianxu
    Zhong, Sheng
    [J]. WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 610 - 610
  • [5] FPGA-based architecture for real-time IP video and image compression
    Maroulis, D.
    Sgouros, N.
    Chaikalis, D.
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5579 - +
  • [6] FPGA-Based Parallel Hardware Architecture for Real-Time Image Classification
    Qasaimeh, Murad
    Sagahyroon, Assim
    Shanableh, Tamer
    [J]. IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2015, 1 (01) : 56 - 70
  • [7] FPGA-Based Architecture for Fast Feature Extraction with High Resolution
    Sukhanov, Andrey
    [J]. 2012 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD (NSS/MIC), 2012, : 805 - 806
  • [8] Real-time image processing with a compact FPGA-based systolic architecture
    Torres-Huitzil, C
    Arias-Estrada, M
    [J]. REAL-TIME IMAGING, 2004, 10 (03) : 177 - 187
  • [9] A Real-time FPGA-Based Architecture for OpenSURF
    Chen, Chaoxiu
    Yong, Huang
    Zhong, Sheng
    Yan, Luxin
    [J]. MIPPR 2015: PATTERN RECOGNITION AND COMPUTER VISION, 2015, 9813
  • [10] Real time FPGA-based architecture for video applications
    Saldana, Griselda
    Arias-Estrada, Miguel
    [J]. RECONFIG 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGA'S, 2006, : 217 - +