Ultralow-power CMOS/SOI LSI design for future mobile systems

被引:11
|
作者
Douseki, T [1 ]
Yamada, J [1 ]
Kyuragi, H [1 ]
机构
[1] NTT Corp, NTT Telecommun Energy Labs, Atsugi, Kanagawa, Japan
关键词
D O I
10.1109/VLSIC.2002.1015028
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Ultralow-power CMOS/SOI circuit technology that uses fully-depleted SOI and multi-threshold (MT) CMOS circuits makes it possible to lower the supply voltage to 0.5 V and reduce the power dissipation of LSIs to 1 similar to 10 mW without any speed loss. We overview the ultralow-power CMOS/SOI circuit technology and some ultralow-voltage LSIs based on MTCMOS/SOI circuits.
引用
收藏
页码:6 / 9
页数:4
相关论文
共 50 条
  • [41] Computing with subthreshold leakage: Device/circuit/architecture co-design for ultralow-power subthreshold operation
    Raychowdhury, A
    Paul, BC
    Bhunia, S
    Roy, K
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (11) : 1213 - 1224
  • [42] Application of Thin Film Ultralow-Power Lead-Free Perovskite Solar Energy Harvesters in Power Management Systems
    Aleksandrova, Mariya
    Pandiev, Ivailo
    [J]. PROCEEDINGS OF THE 28TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2021), 2021, : 197 - 202
  • [43] Ultralow-Power Piezo-Optomechanically Tuning on CMOS-Compatible Integrated Silicon-Hafnium-Oxide Platform
    Shen, Jian
    Fan, Yuyan
    Xu, Zihan
    Wu, Liying
    Wang, Ying
    Li, Xiuyan
    Gan, Xuetao
    Zhang, Yong
    Su, Yikai
    [J]. LASER & PHOTONICS REVIEWS, 2023, 17 (02)
  • [44] Design and Performance Evaluation of an Ultralow-Power Smart IoT Device With Embedded TinyML for Asset Activity Monitoring
    Giordano, Marco
    Baumann, Nicolas
    Crabolu, Michele
    Fischer, Raphael
    Bellusci, Giovanni
    Magno, Michele
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2022, 71
  • [45] Ultralow-Power Pseudospintronic Devices via Exciton Condensation in Coupled Two-Dimensional Material Systems
    Mou, Xuehao
    Register, Leonard Franklin
    Banerjee, Sanjay Kumar
    [J]. NANOSCALE MATERIALS AND DEVICES FOR ELECTRONICS, PHOTONICS AND SOLAR ENERGY, 2015, : 31 - 91
  • [46] Fully depleted CMOS/SOI device design guidelines for low power applications
    Banna, SR
    Chan, PCH
    Chan, MS
    Fung, SKH
    Ko, PK
    [J]. 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 301 - 306
  • [47] Ultralow-Power W-Band Low-Noise Amplifier Design in 130-nm SiGe BiCMOS
    Smirnova, Kateryna
    Bohn, Christian
    Kaynak, Mehmet
    Ulusoy, Ahmet Cagri
    [J]. IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2023, 33 (08): : 1171 - 1174
  • [48] SAVING POWER IN CMOS SYSTEMS-DESIGN
    NIEWIERSKI, WJ
    [J]. CONTROL ENGINEERING, 1985, 32 (12) : 69 - 70
  • [49] A Design of 5.8 GHz Ultralow-Power Wake-up Receiver 14 kHz On Off Keying for DSRC Application
    Choi, Soon Ho
    Lee, Kang Yoon
    [J]. 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 260 - 261
  • [50] Ultralow-Power Digital Control and Signal Conditioning in GaAs MMIC Core Chip for X-Band AESA Systems
    Ramella, Chiara
    Longhi, Patrick E.
    Pace, Lorenzo
    Nasri, Abbas
    Ciccognani, Walter
    Pirola, Marco
    Limiti, Ernesto
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2022, 70 (01) : 367 - 379