A Precision-Scalable Energy-Efficient Convolutional Neural Network Accelerator

被引:18
|
作者
Liu, Wenjian [1 ]
Lin, Jun [1 ]
Wang, Zhongfeng [1 ]
机构
[1] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210008, Peoples R China
基金
中国国家自然科学基金;
关键词
Computational modeling; Quantization (signal); Hardware; Computer architecture; Throughput; Parallel processing; Optimization; Convolutional neural network; hardware architecture; precision-scalable; quantization technique;
D O I
10.1109/TCSI.2020.2993051
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Quantization is a promising technique to compress the size of Convolutional Neural Network (CNN) models. Recently, various precision-scalable designs have been presented to reduce the computational complexity in CNNs. However, most of them adopt straightforward calculation scheme to implement the CNN, which causes high bandwidth requirement and low hardware utilization efficiency. This paper proposes a new precision-scalable architecture which can fully reduce the computational complexity in CNN inference and meanwhile has a finely simplified calculation scheme. Based on the proposed scheme, a well-optimized multiplier called Compositional Processing Element (C-PE) is devised. Compared with the previous multipliers, the new C-PE requires less area and power. Furthermore, two levels of optimization are introduced to the design to relieve the bandwidth problem and increase the hardware utilization efficiency. Implemented under the TSMC 90nm CMOS technology, the whole design achieves 6-68.1 fps in various precisions on VGG16 benchmark and a 49.8TOPS/W energy efficiency at 500MHz when scaled to 28nm, which is much better than previous precision-scalable ones.
引用
收藏
页码:3484 / 3497
页数:14
相关论文
共 50 条
  • [1] BitBlade: Area and Energy-Efficient Precision-Scalable Neural Network Accelerator with Bitwise Summation
    Ryu, Sungju
    Kim, Hyungjun
    Yi, Wooseok
    Kim, Jae-Joon
    [J]. PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [2] A Precision-Scalable Deep Neural Network Accelerator With Activation Sparsity Exploitation
    Li, Wenjie
    Hu, Aokun
    Xu, Ningyi
    He, Guanghui
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (01) : 263 - 276
  • [3] An Energy-Efficient Accelerator for Rain Removal Based on Convolutional Neural Network
    Rao, Lei
    Zhang, Bin
    Zhao, Jizhong
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (08) : 2957 - 2961
  • [4] Scale-CIM: Precision-scalable computing-in-memory for energy-efficient quantized neural networks
    Lee, Young Seo
    Gong, Young -Ho
    Chung, Sung Woo
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2023, 134
  • [5] An Energy-Efficient Precision-Scalable ConvNet Processor in 40-nm CMOS
    Moons, Bert
    Verhelst, Marian
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (04) : 903 - 914
  • [6] Ascend: A Scalable and Energy-Efficient Deep Neural Network Accelerator With Photonic Interconnects
    Li, Yuan
    Wang, Ke
    Zheng, Hao
    Louri, Ahmed
    Karanth, Avinash
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (07) : 2730 - 2741
  • [7] Energy-Efficient Bit-Sparse Accelerator Design for Convolutional Neural Network
    Xiao, Hang
    Xu, Haobo
    Wang, Ying
    Li, Jiajun
    Wang, Yujie
    Han, Yinhe
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2023, 35 (07): : 1122 - 1131
  • [8] A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator
    Chen, Xiaobai
    Yu, Zhiyi
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (07) : 1408 - 1412
  • [9] A Precision-Scalable Vision Accelerator for Robotic Applications
    Zeng, Haoran
    Mao, Wendong
    Zhang, Siyu
    Wang, Zhongfeng
    [J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [10] A Precision-Scalable Energy-Efficient Bit-Split-and-Combination Vector Systolic Accelerator for NAS-Optimized DNNs on Edge
    Li, Kai
    Zhou, Junzhuo
    Wang, Yuhang
    Luo, Junyi
    Yang, Zhengke
    Yang, Shuxin
    Mao, Wei
    Huang, Mingqiang
    Yu, Hao
    [J]. PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 730 - 735