2-D Analytical Modeling of the Electrical Characteristics of Dual-Material Double-Gate TFETs With a SiO2/HfO2 Stacked Gate-Oxide Structure

被引:135
|
作者
Kumar, Sanjay [1 ]
Goel, Ekta [1 ]
Singh, Kunal [1 ]
Singh, Balraj [1 ]
Singh, Prince Kumar [1 ]
Baral, Kamalaksha [1 ]
Jit, Satyabrata [1 ]
机构
[1] IIT BHU Varanasi, Dept Elect Engn, Varanasi 221005, Uttar Pradesh, India
关键词
Band-to-band tunneling (BTBT); dual-material (DM) gate; parabolic approximation; threshold voltage; tunnel FET (TFET); FIELD-EFFECT TRANSISTOR; THRESHOLD VOLTAGE; TUNNEL FET;
D O I
10.1109/TED.2017.2656630
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A physics-based 2-D analytical model for surface potential, electric field, drain current, subthreshold swing (SS) and threshold voltage of dual-material (DM) double-gate tunnel FETs (DG TFETs) with SiO2/HfO2 stacked gate-oxide structure has been developed in this paper. The parabolic-approximationtechnique, with suitable boundary conditions, has been used to solve Poisson's equation in the channel region. Channel potential model is used to develop electric field expression. The drain current expression is extracted by analytically integrating the band-to-band tunneling generation rate over the channel thickness. Threshold voltage has been extracted by maximum transconductance method. The proposed model also demonstrates that the proper choice of work function for both the latterly contacting gate electrode (near the source and drain) materials which can give better results in terms of input-output characteristics, SS, and ION/IOFF than the conventional TFET devices. Although the proposed model has been primarily developed for Si-channel-based DM DG TFET devices, however, the model has also been shown to be applicable for othermaterials likeSiGe (indirect bandgap) and InAs channel-based TFET structures. The results of the proposed model have been validated against the TCAD simulation results obtainedby using SILVACO ATLAS device simulation software.
引用
收藏
页码:960 / 968
页数:9
相关论文
共 50 条
  • [31] Impact of ALD Gate Dielectrics (SiO2, HfO2, and SiO2/HAH) on Device Electrical Characteristics and Reliability of AlGaN/GaN MOSHFET Devices
    Lee, Bongmook
    Kirkpatrick, Casey
    Choi, Young-Hwan
    Yang, Xiangyu
    Wang, Yalin
    Yang, Xingchen
    Huang, Alex Q.
    Misra, Veena
    PHYSICS AND TECHNOLOGY OF HIGH-K MATERIALS 9, 2011, 41 (03): : 445 - 450
  • [32] Temperature dependence of electrical properties for MOS capacitor with HfO2/SiO2 gate dielectric stack
    Yu, T.
    Jin, C. G.
    Dong, Y. J.
    Cao, D.
    Zhuge, L. J.
    Wu, X. M.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2013, 16 (05) : 1321 - 1327
  • [33] Dual-Material Ferroelectric Stacked Gate SiO2/PZT SOI Tunnel FETs with Improved Performance: Design and Analysis
    Kumar, Sanjay
    Singh, P. K.
    Chander, Sweta
    Rahangdale, Ashvini
    Baral, K.
    Jit, Satyabrata
    2018 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2018, : 842 - 845
  • [34] The Influence of TiN Thickness and SiO2 Formation Method on the Structural and Electrical Properties of TiN/HfO2/SiO2 Gate Stacks
    Vellianitis, Georgios
    van Dal, Mark J. H.
    Boccardi, Guillaume
    Duriez, Blandine
    Voogt, Frans C.
    Kaiser, Monja
    Witters, Liesbeth
    Lander, Robert J. P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (07) : 1548 - 1553
  • [35] Characteristics and mechanism of tunable work function gate electrodes using a bilayer metal structure on SiO2 and HfO2
    Lu, CH
    Wong, GMT
    Deal, MD
    Tsai, W
    Majhi, P
    Chui, CO
    Visokay, MR
    Chambers, JJ
    Colombo, L
    Clemens, BM
    Nishi, Y
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (07) : 445 - 447
  • [36] Electrical and physico-chemical characterization of HfO2/SiO2 gate oxide stacks prepared by atomic layer deposition
    Damlencourt, JF
    Renault, O
    Samour, D
    Papon, AM
    Leroux, C
    Martin, F
    Marthon, S
    Séméria, MN
    Garros, X
    SOLID-STATE ELECTRONICS, 2003, 47 (10) : 1613 - 1616
  • [37] On the electrical stress-induced oxide-trapped charges in thin HfO2/SiO2 gate dielectric stack
    Samanta, Piyas
    Zhu, Chunxiang
    Chan, Mansun
    APPLIED PHYSICS LETTERS, 2007, 91 (11)
  • [38] Modeling of remote Coulomb scattering limited mobility in MOSFET with HfO2/SiO2 gate stacks
    Barraud, S.
    Thevenod, L.
    Casse, M.
    Bonno, O.
    Mouis, M.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2404 - 2407
  • [39] Effect of the post-deposition annealing on electrical characteristics of MIS structures with HfO2/SiO2 gate dielectric stacks
    Taube, Andrzej
    Mroczynski, Robert
    Korwin-Mikke, Katarzyna
    Gieraltowska, Sylwia
    Szmidt, Jan
    Piotrowska, Anna
    MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2012, 177 (15): : 1281 - 1285
  • [40] Analytical Formulation of SiO2-IL scavenging in HfO2/SiO2/Si gate stacks - A key is the SiO2/Si interface reaction -
    Li, Xiuyan
    Yajima, Takeaki
    Nishimura, Tomonori
    Nagashio, Kosuke
    Toriumi, Akira
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,