共 50 条
- [1] Rate-Based QoS Techniques for Cache/Memory in CMP Platforms [J]. ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2009, : 479 - 488
- [2] CMP cache architecture and the OpenMP performance [J]. PRACTICAL PROGRAMMING MODEL FOR THE MULTI-CORE ERA, PROCEEDINGS, 2008, 4935 : 77 - +
- [4] Exploring DRAM Cache Architectures for CMP Server Platforms [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 55 - 62
- [5] A cache coherence protocol for distributed memory platforms [J]. COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2010, 25 (05): : 343 - 353
- [6] An architecture for automated replacement of QoS policies [J]. ISCC 2002: SEVENTH INTERNATIONAL SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 2002, : 796 - 801
- [7] A cache coherence protocol for distributed memory platforms [J]. COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2011, 26 (01): : 13 - 23
- [8] Co-scheduling HPC workloads on cache-partitioned CMP platforms [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2018, : 348 - 358
- [9] Co-scheduling HPC workloads on cache-partitioned CMP platforms [J]. INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2019, 33 (06): : 1221 - 1239
- [10] A multilevel cache memory architecture for nanoelectronics [J]. NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 346 - 347