Parallel-genetic-algorithm-based HW/SW partitioning

被引:0
|
作者
Farahani, Amin Farmahini [1 ]
Kamal, Mehdi [2 ]
Salmani-Jelodar, Mehdi [3 ]
机构
[1] Univ Tehran, Sch Elect & Comp Engn, Tehran 14174, Iran
[2] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran
[3] Univ Tehran, Sch Elect & Comp Engn, Tehran 14174, Iran
来源
PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS | 2006年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware/Software (HW/SW) Partitioning plays one of the most important roles in Co-design of embedded systems that is due to made at the beginning of the cycle of the design. The ultimate designed system's performance strongly depends on partitioning. Therefore, achieving the optimum solutions can reduced the systems cost and delay. On the other hand, Genetic algorithms (GAs) are powerful function optimizers that are used successfully to solve problems in many different disciplines. Parallel GAs (PGAs) are particularly easy to implement and promise substantial gains in performance and results. In this paper, we present a PGA-based approach to achieve near optimal solutions for HW/SW partitioning problem. To evaluate the proposed system, we have used Task Graphs For Free (TGFF). tool which is used widely in the literature. The experimental results show that the proposed approach finds the near optimal cost solutions in acceptable time. The achieved results also show that the proposed system main capability is in mapping large scale task graphs to HW or SW.
引用
收藏
页码:337 / +
页数:2
相关论文
共 50 条
  • [41] Dynamo: a runtime partitioning system for FPGA-based HW/SW image processing systems
    Quinn, Heather
    Leeser, Miriam
    King, Laurie Smith
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2007, 2 (04) : 179 - 190
  • [42] HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems
    Vishnu P. Nambiar
    Sathivellu Balakrishnan
    Mohamed Khalil-Hani
    M. N. Marsono
    Computing, 2013, 95 : 863 - 896
  • [43] Genetic Programming based Algorithm for HW/SW Cosynthesis of Distributed Embedded Systems Specified using Conditional Task Graph
    Gorski, Adam
    Ogorzalek, Maciej
    PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON SENSOR NETWORKS (SENSORNETS), 2021, : 239 - 243
  • [44] A repartitioning and HW/SW partitioning algorithm to the automatic design space exploration in the co-synthesis of embedded systems
    do Nascimento, FAM
    Rosenstiel, W
    14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 85 - 90
  • [45] HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems
    Nambiar, Vishnu P.
    Balakrishnan, Sathivellu
    Khalil-Hani, Mohamed
    Marsono, M. N.
    COMPUTING, 2013, 95 (09) : 863 - 896
  • [46] A Memory-Reinforced Tabu Search Algorithm With Critical Path Awareness for HW/SW Partitioning on Reconfigurable MPSoCs
    Guo, Zhongfu
    Zhang, Xingming
    Zhao, Bo
    IEEE ACCESS, 2019, 7 : 112448 - 112458
  • [47] The interplay of run-time estimation and granularity in HW/SW partitioning
    Henkel, J
    Ernst, R
    FOURTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CO-DESIGN (CODES/CASHE '96), PROCEEDINGS, 1996, : 52 - 58
  • [48] Buffer size driven partitioning for HW/SW co-design
    Lin, TC
    Sait, SM
    Cyre, WR
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 596 - 601
  • [49] Hardware/Software Partitioning Algorithm Based on Genetic Algorithm
    Li, Guoshuai
    Feng, Jinfu
    Hu, Junhua
    Wang, Cong
    Qi, Duo
    JOURNAL OF COMPUTERS, 2014, 9 (06) : 1309 - 1315
  • [50] Integrating HW/SW partitioning and architecture exploration for system level design
    Wang, HL
    Bian, JA
    Wu, Q
    Niu, YW
    Tong, K
    APPLICATIONS OF DIGITAL TECHNIQUES IN INDUSTRIAL DESIGN ENGINEERING-CAID&CD' 2005, 2005, : 702 - 707