AxFTL: Exploiting Error Tolerance for Extending Lifetime of NAND Flash Storage

被引:6
|
作者
Lee, Yongwoo [1 ]
Park, Jaehyun [2 ]
Ryu, Junhee [3 ]
Kim, Younghyun [1 ]
机构
[1] Univ Wisconsin, Dept Elect & Comp Engn, 1415 Johnson Dr, Madison, WI 53706 USA
[2] Univ Ulsan, Sch Elect Engn, Ulsan 44610, South Korea
[3] SK Hynix, Memory Syst Res Div, Seongnam 13558, South Korea
基金
新加坡国家研究基金会;
关键词
Approximate storage; lifetime; NAND flash memory; video encoding; MEMORY; SYSTEMS; ARCHITECTURE; PERFORMANCE; IMPROVEMENT; CIRCUITS;
D O I
10.1109/TCAD.2020.3013070
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
NAND flash storage has become a standard choice in consumer electronics and is gaining popularity in enterprise systems due to its superior performance and low-power consumption. While its cost disadvantage is rapidly fading thanks to multibit cell technologies and 3-D stacking architectures, the challenge of limited endurance is still lingering and is expected to become more daunting as bits-per-cell continues to increase. In this article, we propose a novel flash translation layer (FTL) design named AxFTL (Approximate FTL) that extends the lifetime of NAND flash storage for error-tolerant applications. For error-tolerant data, AxFTL adopts shallow erase that lowers erase voltage to reduce the erase-induced wearing at the cost of an increased error rate. AxFTL manages multiple groups of blocks by error rates and allocates them according to the error tolerance of write requests. The key components of AxFTL include error tolerance-aware garbage collection and wear leveling schemes that manage the blocks with different error rates with minimal overhead. We implement AxFTL in an SSD simulator for the evaluation of the lifetime improvement and the actual allocation of the blocks. For application-level evaluation, we apply AxFTL to compressed video storage and evaluate the quality of video playback. Our experimental results show that AxFTL greatly improves the lifetime of NAND flash storage by 61% while maintaining a high structural similarity (SSIM) of 0.86 as compared to the conventional FTL.
引用
收藏
页码:3239 / 3249
页数:11
相关论文
共 50 条
  • [21] Bit error rate in NAND Flash memories
    Mielke, Neal
    Marquart, Todd
    Wu, Ning
    Kessenich, Jeff
    Belgal, Hanmant
    Schares, Eric
    Trivedi, Falgun
    Goodness, Evan
    Nevill, Leland R.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 9 - +
  • [22] Lifetime Adaptive ECC in NAND Flash Page Management
    Wang, Shunzhuo
    Wu, Fei
    Lu, Zhonghai
    Zhou, You
    Xiong, Qin
    Zhang, Meng
    Xie, Changsheng
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1253 - 1256
  • [23] Analysis on applicable error-correcting code strength of storage class memory and NAND flash in hybrid storage
    Matsui, Chihiro
    Kinoshita, Reika
    Takeuchi, Ken
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (04)
  • [24] An efficient NAND flash file system for flash memory storage
    Lim, SH
    Park, KH
    IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (07) : 906 - 912
  • [25] Exploiting data longevity for enhancing the lifetime of flash-based storage class memory
    Choi, Wonil
    Arjomand, Mohammad
    Jung, Myoungsoo
    Kandemir, Mahmut
    Proceedings of the ACM on Measurement and Analysis of Computing Systems, 2017, 1 (01)
  • [26] Enhanced Flash Swap: Using NAND Flash As a Swap Device with Lifetime Control
    Song, Taejoon
    Lee, Gunho
    Kim, Youngjin
    2019 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2019,
  • [27] Lifetime Enhancement of NAND Flash Memory-Based Storage System by Bad Block Reuse Scheme
    Huh, Taeyeong
    Hussain, Farhan
    Jung, Sanghyuk
    Song, Yong Ho
    2014 International Conference on Electronics, Information and Communications (ICEIC), 2014,
  • [28] Vectored Read: Exploiting the Read Performance of Hybrid NAND Flash
    Hyun, Seunghwan
    Lee, Sehwan
    Ahn, Sungyong
    Bahn, Hyokyung
    Koh, Kern
    RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, 2008, : 177 - +
  • [29] Exploiting Intracell Bit-Error Characteristics to Improve Min-Sum LDPC Decoding for MLC NAND Flash-Based Storage in Mobile Device
    Sun, Hongbin
    Zhao, Wenzhe
    Lv, Minjie
    Dong, Guiqiang
    Zheng, Nanning
    Zhang, Tong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (08) : 2654 - 2664
  • [30] An Adaptive Idle-Time Exploiting Method for Low Latency NAND Flash-Based Storage Devices
    Park, Sang-Hoon
    Kim, Dong-gun
    Bang, Kwanhu
    Lee, Hyuk-Jun
    Yoo, Sungjoo
    Chung, Eui-Young
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (05) : 1085 - 1096