A Low-Cost Fault-Tolerant Approach for Hardware Implementation of Artificial Neural Networks

Artificial Neural Networks (ANN's) are widely used in computational and industrial applications. As technology is developed the scale of hardware is progressively becoming smaller and the number of faults is increasing. Therefore, fault-tolerant methods are necessary especially for ANNs used in critical applications. In this work, we propose a new method for fault-tolerant implementation of neural networks. In hidden and output layers, we add a spare neuron and one of hidden and output neurons is tested by each input pattern. Our technique detects and corrects any single fault in the network. We achieve complete fault tolerance for single faults with at most 40 % area overhead.