First-principles modeling of high-k gate dielectric materials

被引:37
|
作者
Cho, K [1 ]
机构
[1] Stanford Univ, Dept Mech Engn, Stanford, CA 94305 USA
关键词
high-k gate dielectric; first principles modeling; metal silicates; metal aluminates;
D O I
10.1016/S0927-0256(01)00209-9
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Materials problems of alternative high-k dielectric oxides for future metal-oxide-semiconductor field effect transistor (MOSFET) gate oxide application are examined from first-principles modeling perspective. We have analyzed the relationship between local atomic structure, and the corresponding ionic contributions to static dielectric constant for metal oxides. and the analysis shows the importance of stabilizing high oxygen coordination structures for metal atoms. Based on the local atomic structure analysis, metal silicates and aluminate are expected to provide a possible solution of continuously scaling dielectric constant ell above the of amorphous silica (epsilon(0) = 3.9) and alumina (epsilon(0) = 9). (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:43 / 47
页数:5
相关论文
共 50 条
  • [41] Plasma etching of high-k and metal gate materials
    Nakamura, Keisuke
    Kitagawa, Tomohiro
    Osari, Kazushi
    Takahashi, Kazuo
    Ono, Kouichi
    VACUUM, 2006, 80 (07) : 761 - 767
  • [42] THE CHEMISTRY OF NANOSIZE DEFECTIVE BREAKDOWN PATH IN ULTRATHIN SiON AND HIGH-K GATE DIELECTRIC MATERIALS
    Pey, K. L.
    Li, X.
    Rakesh, R.
    Lo, V. L.
    Tung, C. H.
    Zhang, G.
    Tang, L. J.
    PHYSICS, CHEMISTRY AND APPLICATION OF NANOSTRUCTURES, 2009, : 313 - +
  • [43] Electronic structures of transitional metal aluminates as high-k gate dielectrics:: first principles study
    Samantaray, CB
    Sim, H
    Hwang, H
    APPLIED SURFACE SCIENCE, 2004, 239 (01) : 101 - 108
  • [44] Simulation of Silicon FETs with a Fully Enclosed Gate with a High-k Gate Dielectric
    Masalskii N.V.
    Russian Microelectronics, 2023, 52 (04) : 228 - 232
  • [45] Determination of the gate dielectric capacitance of ultrathin high-k layers
    Kar, S
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2004, 151 (07) : G476 - G481
  • [46] Threshold voltage instabilities in high-k gate dielectric stacks
    Zafar, S
    Kumar, A
    Gusev, E
    Cartier, E
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (01) : 45 - 64
  • [47] Length scaling of the Double Gate Tunnel FET with a high-K gate dielectric
    Boucart, Kathy
    Ionescu, Adrian Mihai
    SOLID-STATE ELECTRONICS, 2007, 51 (11-12) : 1500 - 1507
  • [48] Floating Gate Memory with Biomineralized Nanodots Embedded in High-k Gate Dielectric
    Ohara, Kosuke
    Yamashita, Ichiro
    Yaegashi, Toshitake
    Moniwa, Masahiro
    Yoshimaru, Masaki
    Uraoka, Yukiharu
    APPLIED PHYSICS EXPRESS, 2009, 2 (09)
  • [49] Silicon nanowire NVM with high-k gate dielectric stack
    Zhu, Xiaoxiao
    Gu, D.
    Li, Qiliang
    Ioannou, D. E.
    Baumgart, H.
    Suehle, J. S.
    Richter, C. A.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1957 - 1960
  • [50] Characterization of high-k gate dielectric films using SIMS
    Yamamoto, T
    Morita, N
    Sugiyama, N
    Karen, A
    Okuno, K
    APPLIED SURFACE SCIENCE, 2003, 203 : 516 - 519