Deadlock Verification of Cache Coherence Protocols and Communication Fabrics

被引:5
|
作者
Verbeek, Freek [1 ,2 ]
Yaghini, Pooria M. [3 ]
Eghbal, Ashkan [3 ]
Bagherzadeh, Nader [3 ]
机构
[1] Open Univ Netherlands, NL-6401 DL Heerlen, Netherlands
[2] Radboud Univ Nijmegen, NL-6525 HP Nijmegen, Netherlands
[3] Univ Calif Irvine, Irvine, CA 92697 USA
关键词
Cache coherence; formal verification; deadlock freedom; communication networks;
D O I
10.1109/TC.2016.2584060
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cache coherence plays a major role in manycore systems. The verification of deadlocks is a challenge in particular, because deadlock freedom is an emerging property. Formal methods often decouple verification of the protocol from verification of the communication interconnect. Modern communication fabrics, however, become more advanced and include a network topology, routing, arbitration, synchronization, and more. In this paper, an integrated approach is proposed that allows cross-layer verification of both the cache coherence protocol and the communication fabric all at once. An automated methodology for deriving cross-layer invariants is proposed. These invariants relate the state of the application-layer protocols to en route packets in the communication fabric. Using the invariants, we derive formal proofs of deadlock-freedom for two case studies: a directory-based MI protocol in a 2D mesh, and a ring-based snoopy protocol in a 2D torus. Additionally, we show that our methodology can be used to derive the smallest possible queue sizes that ensure absence of deadlocks. Our methodology is generally applicable and shows promising scalability.
引用
收藏
页码:272 / 284
页数:13
相关论文
共 50 条
  • [11] ADVOCAT: Automated Deadlock Verification for On-chip Cache coherence and Interconnects
    Verbeek, Freek
    Yaghini, Pooria M.
    Eghbal, Ashkan
    Bagherzadeh, Nader
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1640 - 1645
  • [12] Using Flow Specifications of Parameterized Cache Coherence Protocols for Verifying Deadlock Freedom
    Sethi, Divjyot
    Talupur, Muralidhar
    Malik, Sharad
    AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, ATVA 2014, 2014, 8837 : 330 - 347
  • [13] SPECIFICATION AND VERIFICATION OF CACHE COHERENCE PROTOCOLS USING PETRI NETS
    AHMAD, I
    SALEH, K
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 78 (05) : 841 - 854
  • [14] Verification of Cache Coherence Protocols wrt. Trace Filters
    Abdulla, Parosh Aziz
    Atig, Mohamed Faouzi
    Ganjei, Zeinab
    Rezine, Ahmed
    Zhu, Yunyun
    PROCEEDINGS OF THE 15TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2015), 2015, : 9 - 16
  • [15] Constraint-based verification of parameterized cache coherence Protocols
    Delzanno, G
    FORMAL METHODS IN SYSTEM DESIGN, 2003, 23 (03) : 257 - 301
  • [16] Constraint-Based Verification of Parameterized Cache Coherence Protocols
    Giorgio Delzanno
    Formal Methods in System Design, 2003, 23 : 257 - 301
  • [17] Verifying cache coherence protocols
    McMillan, K
    IEEE SPECTRUM, 1996, 33 (06) : 67 - 67
  • [18] A Java']Java Supercompiler and Its Application to Verification of Cache-Coherence Protocols
    Klimov, Andrei V.
    PERSPECTIVES OF SYSTEMS INFORMATICS, 2010, 5947 : 185 - 192
  • [19] Cache coherence verification with TLA
    Akhiani, H
    Doligez, D
    Harter, P
    Lamport, L
    Scheid, J
    Tuttle, M
    Yu, Y
    FM'99-FORMAL METHODS, VOL II, 1999, 1709 : 1871 - 1871
  • [20] Verifying Deadlock-Freedom of Communication Fabrics
    Gotmanov, Alexander
    Chatterjee, Satrajit
    Kishinevsky, Michael
    VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, 2011, 6538 : 214 - +