Performance Patterns and Hardware Metrics on Modern Multicore Processors: Best Practices for Performance Engineering

被引:0
|
作者
Treibig, Jan [1 ]
Hager, Georg [1 ]
Wellein, Gerhard [1 ]
机构
[1] Univ Erlangen Nurnberg, Erlangen Reg Comp Ctr RRZE, D-91058 Erlangen, Germany
来源
EURO-PAR 2012: PARALLEL PROCESSING WORKSHOPS | 2013年 / 7640卷
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Many tools and libraries employ hardware performance monitoring (HPM) on modern processors, and using this data for performance assessment and as a starting point for code optimizations is very popular. However, such data is only useful if it is interpreted with care, and if the right metrics are chosen for the right purpose. We demonstrate the sensible use of hardware performance counters in the context of a structured performance engineering approach for applications in computational science. Typical performance patterns and their respective metric signatures are defined, and some of them are illustrated using case studies. Although these generic concepts do not depend on specific tools or environments, we restrict ourselves to modern x86-based multicore processors and use the likwid-perfctr tool under the Linux OS.
引用
收藏
页码:451 / 460
页数:10
相关论文
共 50 条
  • [41] Best practices for improving program performance
    Cast, Kevin
    Frizzo, Kristy
    CURRENT MEDICAL RESEARCH AND OPINION, 2022, 38 : 10 - 11
  • [42] Design best practices, capabilities and performance
    Cantamessa, M
    JOURNAL OF ENGINEERING DESIGN, 1999, 10 (04) : 305 - 328
  • [43] Performance measurement and the search for best practices
    de Vries, Michiel S.
    INTERNATIONAL REVIEW OF ADMINISTRATIVE SCIENCES, 2010, 76 (02) : 313 - 330
  • [44] Best Grinding Practices for Better Performance
    Hufford, Tony
    WELDING JOURNAL, 2016, 95 (04) : 66 - 67
  • [45] Performance Analysis of the Kahan-Enhanced Scalar Product on Current Multicore Processors
    Hofmann, Johannes
    Fey, Dietmar
    Riedmann, Michael
    Eitzinger, Jan
    Hager, Georg
    Wellein, Gerhard
    PARALLEL PROCESSING AND APPLIED MATHEMATICS, PPAM 2015, PT I, 2016, 9573 : 63 - 73
  • [46] Performance and programmability comparison of the thick control flow architecture and current multicore processors
    Martti Forsell
    Sara Nikula
    Jussi Roivainen
    Ville Leppänen
    Jesper Larsson Träff
    The Journal of Supercomputing, 2022, 78 : 3152 - 3183
  • [47] SSE: Security Service Engines to Accelerate Enclave Performance in Secure Multicore Processors
    Nye, Jared
    Khan, Omer
    IEEE COMPUTER ARCHITECTURE LETTERS, 2022, 21 (02) : 129 - 132
  • [48] Performance and programmability comparison of the thick control flow architecture and current multicore processors
    Forsell, Martti
    Nikula, Sara
    Roivainen, Jussi
    Leppanen, Ville
    Traff, Jesper Larsson
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (03): : 3152 - 3183
  • [49] Predicting Cross-Core Performance Interference on Multicore Processors with Regression Analysis
    Zhao, Jiacheng
    Cui, Huimin
    Xue, Jingling
    Feng, Xiaobing
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (05) : 1443 - 1456
  • [50] An Empirical Model for Predicting Cross-Core Performance Interference on Multicore Processors
    Zhao, Jiacheng
    Cui, Huimin
    Xue, Jingling
    Feng, Xiaobing
    Yan, Youliang
    Yang, Wensen
    2013 22ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2013, : 201 - 212