Performance Patterns and Hardware Metrics on Modern Multicore Processors: Best Practices for Performance Engineering

被引:0
|
作者
Treibig, Jan [1 ]
Hager, Georg [1 ]
Wellein, Gerhard [1 ]
机构
[1] Univ Erlangen Nurnberg, Erlangen Reg Comp Ctr RRZE, D-91058 Erlangen, Germany
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Many tools and libraries employ hardware performance monitoring (HPM) on modern processors, and using this data for performance assessment and as a starting point for code optimizations is very popular. However, such data is only useful if it is interpreted with care, and if the right metrics are chosen for the right purpose. We demonstrate the sensible use of hardware performance counters in the context of a structured performance engineering approach for applications in computational science. Typical performance patterns and their respective metric signatures are defined, and some of them are illustrated using case studies. Although these generic concepts do not depend on specific tools or environments, we restrict ourselves to modern x86-based multicore processors and use the likwid-perfctr tool under the Linux OS.
引用
收藏
页码:451 / 460
页数:10
相关论文
共 50 条
  • [1] Performance analysis and multicore processors
    Carleton, G
    Shands, W
    DR DOBBS JOURNAL, 2006, 31 (05): : 22 - +
  • [2] A scalable hardware implementation of a best-effort scheduler for multicore processors
    Gregorek, Daniel
    Osewold, Christof
    Garcia-Ortiz, Alberto
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 721 - 727
  • [3] Best Practices for Aligning Safety Metrics, Incentives, and Performance
    Larson, Aaron
    POWER, 2015, 159 (02) : 50 - 53
  • [4] Portable Performance on Asymmetric Multicore Processors
    Jibaja, Ivan
    Cao, Ting
    Blackburn, Stephen M.
    McKinley, Kathryn S.
    PROCEEDINGS OF CGO 2016: THE 14TH INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, 2016, : 24 - 35
  • [5] Performance of OpenMP benchmarks on Multicore processors
    Marowka, Ami
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PROCEEDINGS, 2008, 5022 : 208 - +
  • [6] Performance implications of cache affinity on multicore processors
    Kazempour, Vahid
    Fedorova, Alexandra
    Alagheband, Pollya
    EURO-PAR 2008 PARALLEL PROCESSING, PROCEEDINGS, 2008, 5168 : 151 - 161
  • [7] Core Monitors: Monitoring Performance in Multicore Processors
    West, Paul E.
    Peress, Yuval
    Tyson, Gary S.
    McKee, Sally A.
    CF'09: CONFERENCE ON COMPUTING FRONTIERS & WORKSHOPS, 2009, : 31 - 39
  • [8] Power Regulation in High Performance Multicore Processors
    Chen, X.
    Wardi, Y.
    Yalamanchili, S.
    2017 IEEE 56TH ANNUAL CONFERENCE ON DECISION AND CONTROL (CDC), 2017,
  • [9] Adaptive scheduling on performance asymmetric multicore processors
    Nie, Peng-Cheng
    Duan, Zhen-Hua
    Tian, Cong
    Yang, Meng-Fei
    Jisuanji Xuebao/Chinese Journal of Computers, 2013, 36 (04): : 773 - 781
  • [10] A Performance Analysis Methodology for Multicore, Multithreaded Processors
    Ju, Miao
    Jung, Hun
    Che, Hao
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (02) : 276 - 289