Power Delivery Network Analysis of 3D Double-side Glass Interposers for High Bandwidth Applications

被引:0
|
作者
Kumar, Gokul [1 ]
Sitaraman, Srikrishna [1 ]
Cho, Jonghyun [2 ]
Kim, Sung Jin [1 ]
Sundaram, Venky [1 ]
Kim, Joungho [2 ]
Tummala, Rao [1 ]
机构
[1] Georgia Inst Technol, Syst Packaging Res Ctr 3D, Atlanta, GA 30332 USA
[2] Korea Adv Inst Sci & Technol, Terahertz Lab, Daejeon, South Korea
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Logic-to-memory interconnections by double-side mounting on ultra-thin 3D glass interposers with Through-Package- Vias (TPVs) achieves high bandwidth (BW) (>25.6GB per second), without the complex TSV processes in logic ICs, required for wide I/O 3D-IC stack. While this interposer/packaging technology offers several advantages including power delivery by enabling thick power-ground (P/G) planes, the power distribution network (PDN) challenges such as resonances must be addressed. This paper investigates the impedance characteristics of PDN in 3D glass interposers at chip, interposer, package, and board-levels. The resonance characteristics of power and ground planes in ultra-thin glass packages are compared with other interposer technologies through 3D EM simulations with variations in core thickness. Test vehicles fabricated with 10x10mm power-ground plane pairs on ultra-thin 30 mu m glass samples were characterized for primary resonance modes, with good model-to-hardware correlation. Self-impedance (Z11) was studied with variations in (a) number of power and ground BGA interconnections, (b) power and ground path distance, and (c) placement of decoupling capacitors. In all these three cases, the contribution of increased package-level loop inductance to total system level impedance (on-chip + interposer/package + PWB PDN) was shown to be minimal. Thus, through a combination of integrated power and ground planes, decoupling capacitors, and optimal power-ground BGA interconnection placements, ultra-thin 3D glass interposers can achieve the target impedance guidelines for high BW systems.
引用
收藏
页码:1100 / 1108
页数:9
相关论文
共 50 条
  • [21] Modeling of Equivalent Thermal Conductivity of Power Delivery Network in 3D Packages
    Zhu, Weijun
    Dong, Gang
    Mei, Zheng
    Zheng, Junping
    Chai, Jingrui
    Song, Dongliang
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 233 - 237
  • [22] Optimized Power Delivery for 3D IC Technology Using Grind Side Redistribution Layers
    Li, Menglu
    Periasamy, Prakash
    Tu, K. N.
    Iyer, Subramanian S.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 2449 - 2454
  • [23] Frequency Domain Power and Thermal Integrity Analysis of 3D Power Delivery Networks
    Todri-Sanial, Aida
    2013 17TH IEEE WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2013,
  • [24] Modeling, design, fabrication, and characterization of Ultra-High bandwidth 3D glass photonic substrates
    Chou, Bruce
    Vis, William
    Furuya, Ryuta
    Sundaram, Venky
    Tummala, Rao
    Advancing Microelectronics, 2016, 43 (04): : 12 - 16
  • [25] Power and performance analysis of 3D network-on-chip architectures
    Halavar, Bheemappa
    Talawar, Basavaraj
    COMPUTERS & ELECTRICAL ENGINEERING, 2020, 83
  • [26] Electromagnetic-SPICE Modeling and Analysis of 3D Power Network
    Xu, Zheng
    Lu, Jian-Qiang
    Webb, Bucknell C.
    Knickerbocker, John U.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 2171 - 2178
  • [27] MTL-based modeling and analysis of the effects of TSV noise coupling on the power delivery network in 3D ICs
    Zhu, Weijun
    Wang, Yang
    Dong, Gang
    Yang, Yintang
    Li, Yuejin
    Song, Dongliang
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (02) : 543 - 554
  • [28] MTL-based modeling and analysis of the effects of TSV noise coupling on the power delivery network in 3D ICs
    Weijun Zhu
    Yang Wang
    Gang Dong
    Yintang Yang
    Yuejin Li
    Dongliang Song
    Journal of Computational Electronics, 2020, 19 : 543 - 554
  • [29] Power delivery network design for 3D SIP integrated over silicon interposer platform
    Lee, Heeseok
    Choi, Yun-Seok
    Song, Eunseok
    Choi, Kiwon
    Cho, Taeje
    Kang, Sayoun
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1193 - +
  • [30] SwimmingLane: a Composite Approach to Mitigate Voltage Droop Effects in 3D Power Delivery Network
    Hu, Xing
    Xu, Yi
    Hu, Yu
    Xie, Yuan
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 550 - 555