Hardware-In-The-Loop Simulation Low-Cost Platform

被引:2
|
作者
Renaux, Paulo B. [1 ]
Linhares, Robson R. [1 ]
Renaux, Douglas P. B. [1 ]
机构
[1] UTFPR Fed Univ Technol, LIT CITEC, PPGCA, DAELN,DAINF, Curitiba, Parana, Brazil
关键词
Hardware-in-the-Loop simulation; low-cost simulation;
D O I
10.1109/SBESC.2017.30
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware-in-the-Loop Simulation is being increasingly used in verification and validation of embedded computer systems; as well as for rapid prototyping and validation of models. The numerous benefits of this technique and the possibility of widespread use is hindered by the high cost of the necessary infrastructure. The proposed solution is based on a PC executing the plant simulation and connected, via USB, to an electrical interface module that provides the interfacing signals to the system-in-test. The results indicate that the simulation platform is able to send signals to the system-in-test and receive replies, via interface module, with roundtrip latencies in the order of three milliseconds, which are compatible with the response times required by a range of applications. This platform is mainly aimed at educational purposes, because its relatively low cost makes it more affordable by academic institutions and students.
引用
收藏
页码:173 / 180
页数:8
相关论文
共 50 条
  • [41] HARDWARE-IN-THE-LOOP SIMULATION FOR AN ACTIVE MISSILE
    SISLE, ME
    MCCARTHY, ED
    SIMULATION, 1982, 39 (05) : 159 - 167
  • [42] HARDWARE-IN-THE-LOOP SIMULATION FOR ELECTRIC POWERTRAINS
    Vasiliu, Catalin
    Vasile, Nicolae
    REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2012, 57 (02): : 212 - 221
  • [43] BGT hardware-in-the-loop simulation facility
    Gross, S
    TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP TESTING IV, 1999, 3697 : 2 - 10
  • [44] Graphical description for Hardware-In-the-Loop simulation
    Bouscayrol, A.
    Delarue, P.
    Lemaire-Semail, B.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 2506 - 2511
  • [45] Interface issues in hardware-in-the-loop simulation
    Monti, A
    Figueroa, H
    Lentijo, S
    Wu, X
    Dougal, R
    2005 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM, 2005, : 39 - 45
  • [46] Hardware-in-the-loop simulation for a production system
    Park, Sang C.
    Chang, Minho
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2012, 50 (08) : 2321 - 2330
  • [47] Hardware-in-the-loop Simulation for Autonomous Driving
    Deng, Weiwen
    Lee, Yong H.
    Zhao, Annie
    IECON 2008: 34TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-5, PROCEEDINGS, 2008, : 1680 - 1685
  • [48] Interface design for hardware-in-the-loop simulation
    Schlager, Martin
    Elmenreich, Wilfried
    Wenzel, Ingomar
    2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 1554 - +
  • [49] Hardware-in-the-loop simulation of communication networks
    杨杰
    李寅
    Journal of Beijing Institute of Technology, 2012, 21 (03) : 376 - 381
  • [50] Visible imaging simulation in hardware-in-the-loop
    Yu, H
    Yang, ZW
    Lei, J
    System Simulation and Scientific Computing, Vols 1 and 2, Proceedings, 2005, : 701 - 705